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Abstract 
Advances in semiconductor process technology have resulted in various aging issues in 
field operation of Very Large Scale Integration (VLSI) circuits. For example, HCI (Hot 
carrier injection), BTI (Bias Temperature Instability), TDDB (Time Dependent Dielectric 
Breakdown) are well-known aging phenomena, and they can increase the circuit delay 
resulting in serious reliability problems. In order to avoid system failures caused by aging, 
recent design usually sets a certain timing margin in operational frequency of the circuit. 
However, it is difficult to determine the size of the proper timing margin because of the 
difficulty of prediction of its aging speed in actual use that is related to operational 
environment. Pessimistic prediction may result in performance sacrificing although it will 
improve the reliability of the system. 
BIST-based field test is a promising way to guarantee the reliability of the circuit 
through detecting the aging-induced faults during the circuit operation. However, the field 
test has a limitation on test application time, which makes it difficult to achieve high test 
quality. Therefore an effective test application method at field is required.  
In addition to the requirement of short test application time, the BIST-based field test 
requires performing at-speed testing in order to detect timing-related defects. However, it is 
well known that power dissipation during testing is much higher than that in normal circuit 
operation. Because excessive power dissipation causes higher IR-drop and higher 
temperature, it results in delay increase during testing, and in turn, causing false at-speed 
testing and yield loss. While many low power test methods have been proposed to tackle 
the test power issue, inadequate test power reduction and lower fault coverage still remain 
as important issues. Moreover, low power testing that just focuses on power reduction is 
insufficient. When the test power is reduced to a very low level, a timing-related defect 
may be missed by the test, and a defective circuit will appear to be a good part passing the 
test. Therefore, appropriate test power control is necessary though it was out of considering 
in the existing methods.   
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In this dissertation, we first proposed a new test application to satisfy the limitation of 
short test application time for BIST-based field test, and then we proposed a new low 
power BIST scheme that focuses on controlling the test power to a specified value for 
improving the field test quality.  
In chapter 3, a new field test application method named “rotating test” is presented in 
which a set of generated test patterns to detect aging-induced faults is partitioned into 
several subsets, and apply each subset in one test session at field. In order to maximize the 
test quality for rotating test, we proposed test partitioning methods that refer to two items: 
First one aims at maximizing fault coverage of each subset obtained by partitioning. Second 
one aims at minimizing the detection time interval of all faults in rotating test to avoid 
system failures. Experimental results demonstrated the effectiveness of the proposed 
partitioning methods.  
In chapter 4, we proposed a new low power BIST scheme which can control the scan-in 
power, scan-out power and capture power while keeping test coverage at high level. In this 
scheme, a new circuit called pseudo low-pass filter (PLPF) is developed for scan-in power 
control, and a multi-cycle capture test technique is employed to reduce the capture power. 
In order to control scan-out power dissipated by test responses, we proposed a novel 
method that selects some flip-flops in scan chains at logic design phase, and fills the 
selected flip-flops with proper values before starting scan-shift operation so as to reduce the 
switching activity associated with scan-out. The experimental results for ISCAS-89 and 
ITC-99 benchmark circuits show that significant scan-in power reduction rate (the original 
rate of 50% is reduced to 7~8%) and capture power reduction rate (the original rate of 20% 
is reduced to 6~7%) were derived. With the scan-out controlling method, the scan-out 
power can be reduced from 17.2% to 8.4%, which could not be achieved by the 
conventional methods. Moreover, in order to control the test power to the specified rate to 
accommodate the various test power requirements. A scan-shift power controlling scheme 
was also discussed. It showed the capability of controlling any scan-shift toggle rate 
between 6.7% and 50%.  
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Chapter 1 
1. Introduction 
1.1. Background 
Large Scale Integration (LSI) macro-chip plays a major role in modern human society 
that has been widely used in many types of electronic systems including computer, cell 
phone, motor vehicle, airplane, electrical appliances, etc. A very small defect on the chip 
can easily result in system failure and then lead to the loss of system reliability or even a 
big damage. Test plays an important role for the assurance of high level system reliability. 
Typically, test applies a set of test pattern to the input of circuit under test (CUT) and 
compares the output responses with the expected responses to find the defect-free chip as 
the responses match. In recent years, with the advances of semiconductor process 
technology, the transistor scale is shrinking, and more transistors are integrated onto the 
chip that circuit becomes complex. According to Moore’s law, the number of transistors on 
a chip roughly doubles every couple of years. The most modern microprocessors (Intel’s 
62-Core Xeon Phi) in 2013 used a 22nm process and contained more than five billion 
transistors. The reduction of transistor scale and the huge amount of transistors on a chip 
increase the probability that manufacturing defects on the circuit resulting in faulty-chip. 
While faulty-chips can be removed by the production test and good chips will be shipped to 
the customers, when a good chip is put in the actual use for a long time or works at the 
severe environment, various aging phenomena such as HCI (Hot carrier injection), BTI 
(Bias Temperature Instability), TDDB (Time Dependent Dielectric Breakdown) might 
cause the increase of leakage current or open/short faults which can increase the delay 
resulting serious reliability problems. In order to avoid system failures caused by aging, 
recent design usually set a certain timing margin in operational frequency. However, it is 
difficult to determine the size of timing margin due to the difficulty of prediction of its 
aging speed in actual use that is related to operational environment. Pessimistic prediction 
may result in performance sacrificing although it will improve the reliability of the system. 
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BIST-based (Built-In Self Test) field test is a promising way in guaranteeing the 
reliability of the circuit because it can detect the aging-induced faults during circuit 
operation. However, since the time allowed for testing during circuit operation usually be 
very short (e.g.: 10msec), which makes it difficult to achieve high test quality.  
In addition to the requirement of short test application time, the BIST-based field test 
requires performing at-speed testing in order to detect the timing-related defects. However, 
it is well known that power dissipation during testing is far higher than that in normal 
circuit operation. Excessive test power dissipation can cause higher IR-drop and higher 
temperature that result in delay variation during testing, and in turn, causing false at-speed 
testing and yield loss.  
1.2. Objective 
As described in the previous section, BIST-based field test is a promising way for 
guaranteeing the reliability of LSI by detecting the aging-induce faults in the field. 
However, the limitation of test application time of field testing and the high power 
dissipation during test are the big challenges for enhancing the test quality of field test. In 
this dissertation, these two problems will be discussed as the current issues and their 
solutions will be given.  
In order to satisfy the limitation of short test application time for BIST-based field test 
for aging-induce faults detection, a BIST-based field rotating test will be presented. A set of 
generated test patterns to detect the aging induced faults is partitioned into several subsets, 
and apply each subset in one test session at field by rotating. The number of test patterns of 
each subset will not exceed the pattern limit derived from the upper bound of test 
application time. As the number of test patterns applied to each test is decreased, it will 
cause test quality loss. For maximizing the test quality for rotating test, two test partitioning 
methods that refer to two items will be presented: First one aims at maximizing fault 
coverage of each subset obtained by partitioning. Second one aims at minimizing the 
detection time interval of all faults in rotating test to avoid system failures.  
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For the power reduction of BIST-based field test, while many approaches have been 
proposed, existing methods only take into account reducing some parts of test power, 
power reduction is inadequate, and also lower fault coverage still remains as important 
issue. In addition, existing methods just focus on power reduction, however, if the test 
power is excessively reduced, some timing-related defects may be missed by the test and a 
defective circuit will appear to be a good part passing the test.  Therefore, controlling the 
test power to a specified level is important. In this dissertation, we proposed a new low 
power BIST scheme to tackle these problems. In this scheme, for reducing the scan shift 
power, scan-in power (refer to the power dissipated by shifting test pattern into the scan 
chain) and scan-out power (refer to the power dissipated by shifting test responses out the 
scan chain) are considered individually. A new circuit called pseudo low-pass filter (PLPF) 
is developed to make the test patterns smoother with low switching activity for scan-in 
power reduction. A method that selects some flip-flops in scan chains at logic design phase, 
and overwrites the selected flip-flops’ values before starting scan-shift so as to make the 
test responses smoother with low switching activity is proposed to reduce the scan-out 
power. For reducing the capture power (refer to the instantaneous power consumed by 
captured vectors at capture time), a multi-cycle test scheme is employed, where many 
capture clock cycles are executed in the capture mode during test. Furthermore, using 
PLPFs with different scan-in power reduction capability can control the scan-shift power to 
the user specified level.  
1.3. Structure of this Dissertation 
This dissertation is organized as follows: 
Chapter 2 introduces some important concepts in LSI test related to this study.  
Chapter 3 introduces BIST-based field rotating test for the aging-induced fault detection.  
Chapter 4 introduces a new low power Logic-BIST scheme.  
Chapter 5 outlines a summary of the methods proposed in this study. 
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Chapter 2 
2. Preliminary 
In this chapter, some important concepts in LSI test related to this study will be 
described including the principle of LSI test, design for testability (DFT) technique, fault 
modeling and the concept of fault simulation. 
2.1. LSI Test 
In the manufacturing process of LSI, process variations such as impurities in wafer 
material and chemicals, dust particles or in the projection system, etc., can produce physical 
defects on the chip [1]. Typical defects are broken conductors, missing contacts, bridging 
between conductors and many other phenomena that can make the chip fail. Since defects 
produced during manufacturing process are unavoidable, as a result, a fabricated chip may 
be non-conformance to the specification decided by the designer that is faulty and cannot 
be shipped to the market. In order to find the defect-free chip, test is required.  
Figure 2.1 illustrates the basic principle of LSI testing. A set of binary stimuli (test 
patterns) is applied to the inputs of circuit under test (CUT), and compares the output 
responses with the expected responses decided by the designer.  The circuit is considered to 
be good if the responses match. 
 
Figure 2.1 Principle of LSI testing [1] 
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2.2. Design for Testability (DFT) 
Conventional test is to set the primary input of a circuit to the desired values and 
observe the test responses from the primary output. This approach worked well for the 
small circuit that mainly consisted of combinational logic. However, with the advance of 
manufacturing technology, more capabilities are integrated onto a chip, and the circuit 
becomes complicated. A large circuit contains not only combinational logic but also 
sequential elements such as flip-flops or latches. For the high test quality, sequential 
elements in the circuit need to be set to the desired values, test pattern generation needs to 
create test sequences over many clock cycles to justify desired assignments to circuit inputs. 
As a result, run times and complexity of the test generation increases.  
Design for testability (DFT) refers to design techniques that make products easier to test. 
DFT techniques add some hardware used for test to the CUT to make the internal state of 
the circuit easier to be controlled and observed from external access. The most popular 
DFT techniques for LSI test include scan design, Logic Built-In Self-Test. In the following 
sub-sections, they will be described briefly. 
2.2.1. Scan design 
Scan design is currently the most common DFT technique [2]. The main idea in scan 
design is to obtain the controllability and observability for the sequential elements in the 
circuit. Typically, this is done by adding a test mode to the circuit and all flip-flops 
functionally form one or more shift registers called scan chains. Scan chains have a unique 
scan-input per scan segment. Thus, the length of scan chains is equal to the number of scan 
flip-flops divided by the number of scan inputs specified by the designer. Figure 2.2 shows 
a scan design schematic. Scan design can operate in three modes: normal mode, shift mode, 
and capture mode.  In the normal model, all test signals are turned off, and the scan design 
operates in the functional configuration. In both shift mode and capture mode, using a test 
mode signal (TC), all flip-flops can be set to any desired states by shifting those logic states 
into the scan chain. Similarly, the captured test responses stored in flip-flops can be 
observed by shifting the contents of the scan chain out.  
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Figure 2.2 A scan-design schematic  
Scan design requires converting the selected sequential elements in the circuit into scan 
cell. There are more than one possible implementations of a scan cell. The most widely 
used scan cell is Muxed-D as shown in Figure 2.3. Muxed-D scan cell is composed of a D 
flip-flop and a multiplexer. The multiplexer uses a scan enable (SE) input to select between 
the data in (DI) and the scan in (SI). 
 
 
Figure 2.3 Structure of Muxed-D scan cell 
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2.2.2. Logic Built-In Self Test  
Logic-BIST (Built-In Self Test) refers to a DFT technique which currently be widely 
used for system debug or field test because it can provide self-test ability and easily to 
conduct at-speed testing for timing-related defects to obtain high test quality [2].  
In Logic-BIST, circuits that generate test patterns and analyze the output test responses 
are embedded on the chip. Figure 2.4 shows a typical Logic-BIST architecture. An on-chip 
test pattern generator (TPG) automatically generates test patterns for application to the 
inputs of the circuit under test (CUT). The output test responses are loaded into a signature 
analyzer (SA) to examine the response to the test patterns. Specific test control signal are 
generated by the BIST controller for coordinating the Logic-BIST operation among the 
TPG, CUT, and SA. The signature analyzer has an output to indicate if the circuit has 
passed or failed the test.  
 
Figure 2.4 Logic-BIST architecture [2] 
In most Logic-BIST architectures, linear feedback shift registers (LFSRs) is used as a 
TPG because it can generate sequence of good random property with little area overhead. 
Figure 2.5 shows a structure of four-stage LFSR which is composed of elements (latches or 
flip flops) and exclusive OR (XOR) gates. The signature analyzers (SAs) are commonly 
constructed from multiple-input signature registers (MISRs) as shown in Figure 2.6. The 
MISR is basically an LFSR that has an extra XOR gate at the input of the flip-flop for 
compressing the output responses of the CUT into the LFSR during shift operation. 
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Figure 2.5 Four-stage LFSR 
 
Figure 2.6 Four-stage MISR 
Logic-BIST can easily apply a large number of test patterns with random property. As a 
result, more defects, either modeled or un-modeled, can be detected. In addition, Logic-
BIST makes it easy to conduct at-speed testing for timing-related defects. 
2.3. Fault Models  
Various defect would be produced in the manufacturing process, it is difficult to 
generate tests for the real defects. For an accuracy test, it requires accurate description of 
the circuit behavior containing the physical defects, then, fault modeling is necessary. 
There are many fault models related to various defect. In the following sub-sections the 
currently most popular fault model, the stuck-at fault model and the transition fault model 
will be introduced. 
2.3.1. Stuck-at fault model 
A stuck-at fault occurs when a signal line in the circuit is stuck at a constant logic value, 
either a logic 0 or logic 1, as shown in Figure 2.7. Each signal line can have two types of 
stuck-at faults: stuck-at-0 and stuck-at-1.  For a circuit with n signal line, the total number 
of stuck-at faults probably exist in the circuit is 2n. This number can be further reduced by 
fault collapsing technique [1].   
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Figure 2.7 Stuck-at-0 fault and stuck-at-1 fault 
Research has shown that stuck-at fault model can cover many other physical defects 
within a circuit. However, with the transistor scale continuously shrinking and the operation 
frequency increasing, other types of defects are beginning to appear, which cannot be 
covered by stuck-at fault model, such as the transition faults which will be introduced next. 
2.3.2. Transition fault model 
During the operation of a circuit, logic function and internal signal transition is 
performed within a specified time limit. For a correct operation the delay of signal 
transition should not exceed the time limit. In the manufacturing process, certain types of 
defects may cause the circuit gates to have a higher than normal delay. This un-expected 
delay can make the signal transition at the gate slower than normal speed. A transition fault 
will occur when the output of a gate switching from 0(1) to 1(0) takes longer time than 
normal [3]. If the delay is large enough so as to exceed the specified time limit, its effects 
can be propagated to the circuit outputs and the circuit will operate with a faulty behavior. 
Transition fault model assumes that the delay fault affects only one gate in the circuit.  
There are two transition faults associated with each gate: a slow-to-rise fault and a slow-to-
fall fault [3] as shown in Figure 2.8. A slow-to-rise (slow-to-fall) fault means that the 
transition from 0 to 1 (1 to 1) will not reach any output within the stipulated time.  
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Figure 2.8 Slow-to-rise fault and slow-to-fall fault 
To detect a transition fault in a circuit, it is necessary to apply two input vectors (V1, 
V2). The first vector V1 initializes the transition fault in the circuit. The second vector V2 
launches the transition and propagates its effect toward the output or some observation 
points and captures the effects there at a specified time determined by the system clock 
speed. If the captured response indicates that the logic involved did not transition as 
expected during the clock cycle time, it is considered to contain a defect. There are two 
types of transition test method depending on how the transition is launched and captured: 
launch-off-shift (skewed load) [4] and launch-off-capture (broadside) [5].  
2.3.2.1. Launch-off-Shift (LoS) 
In the launch-off-shift (LoS) method [4], the transition is launched in the last shift of the 
scan chain load. Figure 2.9 shows the waveform of launch-off-shift. The critical timing is 
the time from that last shift (or launch) clock to the capture clock. The launch clock is a 
part of the shift operation and is immediately followed by a fast capture clock. The scan 
enable signal (SE) is high during the last shift and must go low very quickly to enable 
response capture at the capture clock edge. Since the capture clock is applied at system 
frequencies after the launch clock, the scan enable signal which typically drives the scan 
chains should also switch at system frequencies. This is a limitation because most scan 
shifting is done at lower frequencies. If the chains are shifted and tested at-speed (at system 
frequencies), a sophisticated buffer tree or strong clock buffer is required which results in 
high test cost.  
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Figure 2.9 Waveform of launch-off-shift 
2.3.2.2. Launch-off-Capture (LoC) 
In the launch-off-capture (LoC) method [5], launch clock is separated from the shift 
operation, a pair of at-speed clocks is applied to launch and capture the transition in 
functional mode. Figure 2.10 shows launch-off-capture (LOC) method waveforms. This 
approach relaxes the speed constraint on the scan enable (SE) signal that test pattern scan 
shifting can be done at slow speeds, and also, the captured test responses can be shifted out 
slowly in test mode.  
 
Figure 2.10 Waveform of launch-off-capture 
 2.4. Fault Simulation  
Fault Simulation [1] is used to verify the quality of the test pattern generated for a given 
fault model. A typical application of fault simulation is shown in Figure 2.11. Fault 
simulation is executed after the design verification where the verified circuit net-list and 
verification stimuli (test patterns) are available. A fault list can be generated by the fault 
simulator for the specified fault model.  As each fault is inserted, the fault simulator runs 
test patterns. If the fault simulation shows that the responses of the faulty circuit are 
different with the expected responses, fault is detected and will be deleted from the fault list. 
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At the end of fault simulation, fault coverage is computed to evaluate the quality of the 
supplied test patterns. Fault coverage is defined as the ratio of the number of detected faults 
to that of faults in the fault list as shown following. 
                
                         
                      
 
With the help of other program (e.g.: test generator), fault simulation also can be used 
for test pattern generation if required. As shown in Figure 2.11, if expected fault coverage 
cannot be achieved through the original test patterns, the undetected faults in the fault list 
will be applied to a test generator to produce new test vectors. 
 
 
Figure 2.11 Fault simulation scheme [1] 
Because the number of faults simulated for fault detection analysis is very large, fault 
simulation will spend much greater time than design verification. Many improved 
approaches have been developed, such as parallel fault simulation [6], deductive fault 
simulation [7] and concurrent fault simulation [8]. 
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Chapter 3 
3. BIST-based Field Rotating Test for Aging-induced fault detection 
The continuous scaling down of transistor causes aging phenomena such as HCI, NBTI, 
TDDB, etc. [9-10]. These aging effects might cause the increase of leakage current or 
open/short faults which can increase the delay resulting serious reliability problems. This 
chapter presents a BIST-based rotating test [27] to detect the aging-induced faults for the 
assurance of the reliability of LSI. The proposed method partitions a set of pre-generated 
test patterns used to detect the aging induced faults into several subsets, and apply each test 
subset in one field test chance by rotation. As the number of test patterns applied to each 
test is decreased, test quality will be lost. In order to improve the test quality, two effective 
test pattern partition methods are also proposed. 
The rest of this chapter is organized as following: Section 3.1 introduces the reliability 
challenge caused by aging degradation. Section 3.2 shows the field test for aging-induced 
fault. Section 3.3 describes the concept of the proposed rotating test. In Section 3.4, two 
pattern partition methods for rotating test and their experimental results will be discussed. 
Finally, concluding remarks are given in Section 3.5. 
 3.1. Reliability challenges: Aging 
Reliable LSI plays an important role in electronic application systems which require 
high field reliability, such as medical devices, national defense, communications, and 
aircraft and automobile safety. Reliability of LSI depends on the failure rate during its life 
[12].  
In the LSI life cycle, the failure rate varies with time. It can be modeled by a “bathtub” 
curve which is widely used in reliability engineering as shown in Figure 3.1. The bathtub 
curve can be divided into three stages: the ”infant mortality” stage with decreasing failure 
rate, the “normal operation” stage with random failure rate which is near constant, and the 
“wear-out” stage with increasing failure rate. During LSI’s early life the failure rate is very 
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high due to the manufacturing defects. In practice, the defective LSI or that with a high 
potential for failure are eliminated in this stage by manufacturing test involves burn-in test 
or voltage stress test, and etc. When a LSI is shipped to the market, the failure rate is 
relatively small and constant. Failures are caused by mechanisms inherent in the circuit. In 
the wear-out stage precedes the end of the LSI life, the probability of failure increases with 
time. 
 
Figure 3.1 Bathtub curve for LSI’s reliability [12] 
With the advances in miniaturization of LSI, the feature size of transistor becomes 
smaller and smaller. The small feature size of the transistors causes aging phenomenon 
such as Hot-Carrier Injection (HCI), Negative Bias Temperature Instability (NBTI) and 
Time Dependent Dielectric Breakdown (TDDB) [9, 10]. These aging effects might cause 
the increase of leakage current or open/short faults which can increase the delay resulting 
serious reliability problems when the circuit works for a long time or be put in the severe 
environment, and it should be strictly avoided in high reliability electronic applications.  
To guarantee the reliability of LSI, manufacturing test such as burn-in [13] test or stress 
test [13] are used through applying high temperature or over-voltage supply, aiming to 
accelerate the failure mechanisms and shorten the time to failure process. The chip with a 
high potential for failure would likely fail in the infant stage under high frequency or high 
temperature test. However, due to the small feature sizes and the low operation voltage, 
excessive burn-in test or stress test would deteriorate the good chips and result in their short 
lifetime [15]. 
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Recent designs usually set a certain margin (timing) in operational frequency to avoid 
system failure caused by aging-induced faults [11]. However, timing margin is difficult to 
be determined by predicting its aging speed in actual use. If a circuit is used more 
frequently or in higher temperature, then an aging occurs earlier. In addition, the 
environment where the circuit operates often relates to its aging speed. For example, NBTI-
induced delay degradation is significantly accelerated in high temperature. Therefore, the 
timing margin, which is derived from the worst case estimation, may results in performance 
degradation. 
3.2. Field test for aging-induced fault 
Field test is a promising approach in guaranteeing the reliability of the circuit through 
detecting the aging-induced faults [16]. It can be classified into two categories: concurrent 
test and non-concurrent test.  
Concurrent test continuously detects the fault while the circuit is in normal operation 
mode, thus both the permanent defects (e.g. aging induced defects) and transient defects 
(e.g. soft errors) can be detected. Self-checking design [17], on-line monitoring [18], 
signature monitoring techniques [19] and concurrent self-test [20-22] fall into this category. 
On the other hand, concurrent testing requires large overhead or performance degradation 
due to special circuit architecture or inserted redundancy in terms of hardware, time, or 
information. For example, in the self-checking design [17], a complex circuit is partitioned 
into its constituent functional blocks and adding a checker circuit to check the output of 
each block, then can detect the concurrent error. The additional checker increases the 
hardware overhead and also results in performance degradation. Therefore, Concurrent test 
might not be accepted for general designs widely. 
Recently non-concurrent test began to be used for some systems that need high 
reliability such as automotive, communication, medical, etc. [23-25]. Non-concurrent test is 
executed at test mode while the system is in idle state, suspended or power-on/off. 
Therefore, it has less impact on system performance. In addition, usually a built-in self-test 
(BIST) architecture is adopted to apply test patterns to the circuit under test (CUT) and 
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analyze the test responses. The impact on area overhead is relatively small. In [26], 
architecture for field test was proposed which has a BIST-based architecture. Even for non-
stop systems, which do not often restart, the systems can run at test mode periodically in 
field. Thus field test like power-on test would be a promising method to detect aging-
induced faults.  
The major differences between the field test and the manufacturing test exist in the 
limitation of test application time and the test opportunity. Due to the requirement of the 
systems, test application time of the field test is very short, e.g. 10 msec. Therefore, if the 
number of test patterns is large, it may be impossible to apply all the patterns to the circuit 
within the required test time. On the other hand, since the BIST-based manufacturing test 
does not have any technological requirements on test time, its limitation for test application 
time is less than the field test apart from an economical reason. 
Regarding the test opportunity, the power-on test has a peculiar feature. Usually the 
opportunity of the production test is once just after manufacturing the chip. But since the 
power-on test is executed every time the system is starting up, its opportunities are more 
than once. This can be an advantage of the field test as described in the following.  
3.3. Rotating Test  
In this work, a test partition with rotating test [27] is proposed to satisfy the constraint 
on application time for field test. Figure 3.2 shows the concept.  
                                   
a. partitioning a given test set    b. applying each subset by rotating 
Figure 3.2 Test partitioning and rotating test 
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If a given test set is too large to apply in one field test (test session), it is needed to 
reduce the number of test patterns that will cause test quality loss because of the missing 
test patterns. However, the test patterns that were not applied at the test session can be 
applied at the next or later test session, because the field test is executed repeatedly every 
time the system runs at test mode. Therefore, we partition the original test set into some test 
subsets as illustrated in Figure 3.2(a), and applying one subset for the circuit at one test 
session. The original test set is partitioned so that the number of test patterns of each subset 
never exceeds the pattern limit derived from the upper bound of test time, and the number 
of subsets is as small as possible. Therefore, the number of test patterns of each subset 
should be Norg/Nset or Norg/Nset, where Norg and Nset are the number of test patterns of the 
original test set and the number of the subsets obtained by partitioning, respectively. 
All the test patterns of the original test set can be applied through Nset opportunities of 
the tests. Each subset of test patterns is rotated and applied again at future test sessions, as 
shown in Figure 3.3(b). We call it “rotating test”. In the example of Figure 3.2(b), sub test 
set T1 is applied not only at the first test session but also at the (i×Nset+1)th test session, 
where i = 1, 2, 3, … 
3.4. Pattern Partition algorithms for rotating Test  
In rotating test, since the original test set needs to be partitioned into several smaller 
subsets to meet the test application time requirement. Once an aging-induced fault occurs 
during the circuit operation it might not be detected immediately until the test is applied 
that would cause a system failure. To guarantee the reliability, it is necessary to improve 
the fault coverage for each test subset as far as possible.  
In addition, because of the missing test patterns of each subset a fault may not be 
detected at the followed test session right after it occurs. The fault effect would be 
propagated during a time interval from its occurrence to the detection. Although a system 
failure is not caused necessarily as soon as a fault excites, the longer detection time interval 
would cause the higher probability of a failure appears. Therefore, shorten the detection 
time interval for each fault is also necessary. 
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In this work, we proposed two pattern partition algorithms to tackle these problems. 
3.4.1. Pattern partition for fault coverage improvement 
In this section, the proposed pattern partition algorithm focuses on improving the fault 
coverage for each test subset as far as possible.  
3.4.1.1. Quality of test partition for rotating test 
Assume that all the subsets obtained by partitioning have the same size as Nsub. Then 
there are (Norg-1)!/(Nsub!)Nset combinations of partition. Even though the original test set is 
the same, test quality of the rotating test could be generally different depending on 
partitions. An example is shown below.  
Suppose that we partition a test set Torg = {t1, t2, t3, t4, t5, t6} which are generated for 
nine faults f1 to f9 into three subset, i.e.: Norg =6, Nset=3. Hence every subset size is 2 
calculated from Norg/Nset. Each test pattern detects faults as shown in Table 3.1; for example, 
t1 detects three faults f1, f2 and f5. We consider a test partition P1 as shown in Table 3.2(a). 
The subsets T1, T2 and T3 consist of {t1, t2}, {t3, t4} and {t5, t6}. Individual fault coverage of 
subsets is 44% (= 4/9) for T1 and T2, and 33% for T3, hence the average fault coverage of P1 
is 40.3%. Note that the sum of individual fault coverage for all subsets is more than 100% 
because faults f5 and f8 are detected in two subsets. 
 Next we consider an alternative test partition P2 for Torg as shown in Table 3.2(b). In 
this case, individual fault coverage of subsets are 55%, 55%, 44% for T1, T2 and T3, 
respectively, and the average fault coverage of partition P2 is 51.3%, which is larger than 
that of P1. It means that P2 has higher test quality than P1 because the field test aims at 
detecting aging-induced faults unlike the manufacturing test. Even if a fault has not 
occurred yet in a test session, the fault may occur before the next test session. Although a 
system failure is not caused necessarily as soon as a fault excites, high test quality would be 
derived if each fault can be detected by more test sessions frequently. Therefore, it is 
important for the rotating test to find a test partition so that the average fault coverage of 
individual subsets is as high as possible.  
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Table 3.1 Test pattern and detected faults 
f 1 f 2 f 3 f 4 f 5 f 6 f 7 f 8 f 9 
t 1 o o o
t 2 o o
t 3 o o o
t 4 o o o
t 5 o o
t 6 o o  
 
Table 3.2 Examples of test partitioning 
f 1 f 2 f 3 f 4 f 5 f 6 f 7 f 8 f 9 Flt.cov.
T 1 (t 1 ,t 2 ) o o o o 44%
T 2 (t 3 ,t 4 ) o o o o 44%
T 3 (t 5 ,t 6 ) o o o 33%
f 1 f 2 f 3 f 4 f 5 f 6 f 7 f 8 f 9 Flt.cov.
T 1 (t 1 ,t 5 ) o o o o  o 55%
T 2 (t 2 ,t 4 )  o  o o o o 55%
T 3 (t 3 ,t 6 )  o  o o o 44%
(a): test partition P1
(b): test partition P2
 
3.4.1.2. Problem formulation 
From the above observations on test quality in test partitioning, we formulate the 
following problem: 
[Test Pattern Partitioning Problem] Given a test set Torg consisting of Norg patterns and the 
number of sub test sets Nset, find a partition such that  
(1)  the number of test patterns of each sub test set is Norg/Nsetor Norg/Nset, and 
(2)  the average fault coverage of individual sub test sets is maximized. 
It is easy to satisfy condition (1) because the number of patterns of each subset is 
uniquely calculated from Norg and Nset. Therefore our discussion focuses on condition (2) 
below. 
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3.4.1.3. Partition Algorithm 
The algorithm consists of two phases: First is test pattern partitioning, we are going to 
partitioning a given test set T into Nset sub test sets. Second is test pattern replacement, 
improving the pattern partitioning by exchanging test patterns between  different sub test 
sets after pattern partitioning. 
Phase 1: Test pattern partitioning 
For pattern partitioning, we first define a terminology. Given test set T, for a couple of 
test patterns ti and tj, if they can detect more the same faults, ti and tj are more similar, the 
number of these faults is defined as the similarity between ti and tj. For example of test 
patterns and faults in Table 3.1, f2 is a detected fault of t1, it also be detected by t2. The 
similarity between t1 and t2 is 1. The same as t1 and t2, the similarity between t2 and t3 is 0. 
In order to maximize average fault coverage of subsets, we need to partition the test set 
into subsets so that the test patterns in the same subset do not detect the same faults and the 
different subsets can detect more the same faults as far as possible. The definition of 
similarity shows that: the smaller similarity of a couple of test patterns, the more different 
faults can be detected. During the partition, we need to comply with a rule: while 
distributing a pattern to a subset, the similarity between the new pattern and the patterns 
which already exist in the subset must be the smallest, in the meantime, the similarity 
between subsets must be the biggest. If we create a complete table as Table 3.1 shown with 
respect to test patterns and detected faults, we would have enough information to calculate 
the similarity. However, it is not efficient on both time and memory usage because it 
requires fault simulation without fault dropping and a table whose size is O(Norg×Nflt) 
where Nflt is the number of faults of the circuit. 
In order to calculate the similarity of test patterns, we employ fault simulation with fault 
dropping after a fault is detected N-times where N can be set arbitrarily. We consider that 
for Nset pattern partition, Nset-times fault dropping simulation can get enough information. 
Below is the outline of the test partitioning algorithm for given test set T and the number of 
subsets Nset: 
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Step 1: For T, perform fault simulation with fault dropping after N-times detection in an  
arbitrary order of test patterns, and for each fault record the ID of the first N patterns 
which detect the fault. 
Step 2: For every pair of test patterns ti and tj (i ≠ j), count the number of faults which are 
detected by the two test patterns simultaneously, and then create a two-dimensional table, 
as table 3.3. 
Table 3.3 Similarity of test vector pairs 
t 1 t 2 t 3 t 4 t 5 t 6
t 1 ╸ 1 1 1 0 0
t 2 1 ╸ 0 0 0 0
t 3 1 0 ╸ 2 1 1
t 4 1 0 2 ╸ 1 1
t 5 0 0 1 1 ╸ 1
t 6 0 0 1 1 1 ╸  
Step 3: According with the two-dimensional table of similarity, distribute a test pattern into 
a subset by the following two criteria: 
 1): The similarity between subsets is large. 
For Nset pattern partitions, find out Nset test patterns which with the largest similarity 
between them from the two-dimensional table of similarity, and distribute each of 
them to different subsets. If M (M > Nset) test patterns exist, calculate the sum of 
similarity for ti (i  Nset) and each tjT ( j≠i), respectively. Then, find out Nset test 
patterns which with the smaller sum of similarity value, and distribute one of them to 
a subset. 
2): The similarity between test patterns in each subset is small. 
While distributing a test pattern to a subset, from the two-dimensional table of 
similarity, seek one pattern which with the smallest similarity between this pattern 
and the patterns which already exist in the subset. If more than one pattern is 
qualified, calculate the sum of similarity for the pending pattern and the patterns 
already exist in the other subsets. Distribute the pattern which with the biggest sum 
value of similarity to the subset. 
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Step 4: According to the two criteria shown in Step 3, perform the partition procedure until 
all given test patterns are distributed. 
In the fault simulation at Step 1, a fault is dropped from the target fault list when the N-
times detection pattern for the fault was found. By fault dropping simulation, a detected 
fault list for every test pattern can be created. We give an example for test patterns in Table 
3.1. By comparing the fault list of each pair of test patterns, we create a two-dimensional 
table for example as table 3.3 to record the similarity of every couple of patterns at Step 2. 
At Step 3, pattern partition must meet the two formulas simultaneously. 
Phase 2: Test pattern replacement  
After test pattern partitioning, we consider that for a test set T with large number of test 
patterns, during test pattern partitioning, since fault dropping simulation dropped too much 
faults information, test pattern partitioning may be not accurate, capability of improvement 
in fault coverage still exists. Therefore, we perform test pattern replacement for partitioned 
sub test sets. First, we define a terminology. Given test set T, if fault f is detected by ti in T, 
but not detected by any test vector in T-{ti}, f is called an essential fault of ti [28]. As the 
example shown in Table 3.1, f4 is an essential fault of t3. 
For a sub test set Tsub, some test patterns can detect more essential faults, we consider 
that these patterns are important for Tsub, removing one of them affects the fault coverage 
severely. Some test patterns can’t detect anyone essential fault, removing some of them has 
less impact on fault coverage. We give an example for fault list of a sub test set T1 in table 
3.4. Sub test set T1 detects 7 faults of all the 9 faults, fault coverage is 77%. Fault f1 and f8 
are essential faults for T1, detected by t1 and t4 respectively. Test pattern t3 detects {f3, f5}, t5 
detects {f4, f6}. If remove t3 and t5 from T1, no change in the fault coverage of T1. From the 
number of essential faults (#ess) and unessential faults (#uness) detected by each test 
pattern, we can calculate the number of rank (#rank) by  
# # 2 # / 2rank ess uness                                             (1)  
(Value of #uness/2 is rounded)  
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Table 3.4 Fault list of a sub test set T1 
f 1 f 2 f 3 f 4 f 5 f 6 f 7 f 8 f 9 Flt.cov(%) #ess #uness #rank
T 1 o o o o o o o 77 ╸ ╸ ╸
t 1 o o o o 44 1 3 4
t 2 o o o 33 0 3 2
t 3 o o 22 0 2 1
t 4 o o o 33 1 2 3
t 5 o o 22 0 2 1  
For test pattern replacement, we focus on test patterns with lower rank. We consider that 
a test pattern with low rank in a subset may detect the faults which are not detected by other 
subsets. For example as Figure 3.3 shows, given 2 subsets T1 and T2, f2 and f1 are 
undetected faults, respectively. For T1, test pattern t2 has the lowest rank and detects fault f1, 
for T2, t8 detects f2 with the lowest rank, t2 and t8 are not useful for T1 and T2, but if 
exchange them, f2 and f1 become detectable for T1 and T2.  
Therefore, we consider that test pattern replacement can improve the test quality for 
partitioning method proposed in phase 1. The outline of test pattern replacement is shown 
as below:  
Step1: For every test pattern of subset Ti (i  Nset), count the number of essential faults and 
unessential faults (all fault information is obtained during fault simulation in phase 1), 
record the undetected faults by Ti in a undetected fault list. 
Step2: Calculate the rank of every test pattern by expression (1), sort test patterns for each 
subset by rank from low to high. 
Step3: Set a threshold of rank for subset Ti, compare the undetected fault list of Ti with the 
fault list of every test pattern ta (#rank of ta < threshold) in Tj (j  Nset, j ≠ i), if ta detects 
more faults which were not detected by Ti, exchange ta and test pattern which with the 
lowest rank in Ti.  
Step4: Update the undetected fault list for Ti and sort the test patterns for each subset by 
rank from low to high again, threshold minus 1. Return to step 3 until threshold=0. 
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Figure 3.3 Example for test pattern replacement 
3.4.1.4. Experimental results 
To demonstrate the effectiveness of the proposed test partition algorithm, we 
implemented it using C language and performed experiments for ISCAS’89 and ITC’99 
circuits on a PC with Core(TM)2 Duo 2.66GHz, 1.99GB RAM. In these experiments, we 
used test patterns generated for single stuck-at faults by an in-house ATPG program.  
 In the first experiment, we performed Phase 1 of proposed test partition algorithm, 
partitioned the given compacted test set into eight subsets. Results are given in Figure 3.4 
in which we draw the curve of average coverage for some circuits to compare our method 
with random partitioning. Y axis shows the average fault coverage, X axis shows the 
different partitions. Different curves show the result for different circuits. The origin of 
each curve shows the average fault coverage of subsets partitioned randomly, the other 
points show the average fault coverage of subsets partitioned by proposed method. We set 
the detection time of dropping simulation from 2 to 10. From the curves, we can see that for 
proposed partition method, with the detection time for dropping simulation increase, the 
average coverage increased. After 4 times dropping simulation the curves become gently, 
while the detection time for dropping simulation is set to 10, for most circuits, the proposed 
partition method found the best partition.  
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Figure 3.4 Experimental result for Nset=8 
Table 3.5 gives the result of proposed method using 10 times fault dropping simulation. 
The first two columns show circuit names and the numbers of the given test patterns. The 
third and forth columns show the average fault coverage of eight subsets for our 
partitioning and random partitioning, respectively, and the fifth column gives the difference 
between two methods. These results show that it is meaningful for high quality power-on 
test to find better partition for the rotating test. The last column of the table gives the 
computing time in second. Since the algorithm is based on fault dropping simulation, test 
size, circuit size and detection time for dropping simulation dominate the computing time. 
Table 3.6 gives the application time of proposed partition while setting the detection time 
of dropping simulation from 2 to 10. The first column shows the circuit names. From the 
second column we show the application time while setting the detection time of fault 
dropping simulation from 2 to 10 respectively. We can see that comparing with 2-times 
fault dropping simulation, proposed partition by 10-times dropping simulation cost almost 
1.5 times application time. Because more accurate similarity table requires more faults 
information, and more computing time is consumed. 
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Table 3.5 Experimental result for random partition and the proposed partition with Nset = 8 
Circuit #pattern Random (%) Proposed (%) Diff(%) Time(s)
s5378 100 72.983 75.057 2.074 1.592
s9234 111 55.427 57.361 1.933 2.177
s13207 235 66.333 68.216 1.883 6.526
s15850 97 64.314 65.867 1.553 5.847
s38417 87 69.534 70.586 1.052 37.57
b17s 1250 73.336 75.334 1.999 359.459
b20s 989 63.514 65.546 2.032 65.367
Average - - - 1.789 -
 
Table 3.6 Run time 
2times 4times 6times 8times 10times 12times
s5378 0.75 0.92 1.08 1.33 1.59 1.81
s9234 1.18 1.37 1.61 1.92 2.18 2.39
s13207 3.9 4.39 4.91 5.74 6.53 7.41
s15850 2.32 2.89 3.74 4.73 5.85 7.13
s38417 8.7 13.86 20.37 28.53 37.57 50.2
b17s 216.64 235.83 266.09 307.63 359.46 411.81
b20s 56.53 55.42 57.6 63.73 65.37 70.35
Circuit
Runtime (sec)
 
In the second experiment, we performed test pattern replacement for subsets which 
partitioned by the proposed test pattern partitioning method using 10 times fault dropping 
simulation, results are given in Table 3.7. The third and forth column shows the average 
fault coverage of eight subsets for the proposed test pattern partitioning method and 
performed test pattern replacement, respectively, and the fifth column gives the difference 
between two methods. These results show that test pattern replacement improved the 
average fault coverage of subsets after the test pattern partitioning. 
 
 
pg. 27 
 
Table 3.7 Experimental result for the proposed partition algorithm with Nset = 8 
Phase 1: Pattern partitioning (%) Phase 2: Pattern replacement (%) Difference (%)
s5378 100 75.057 75.576 0.519
s9234 111 57.361 58.128 0.767
s13207 235 68.216 69.25 1.034
s15850 97 65.867 66.614 0.747
s38417 87 70.586 71.013 0.427
b17s 1250 75.334 76.11 0.776
b20s 989 65.546 66.297 0.751
Average - - - 0.717
Circuit #pattern
Test pattern partitioning algorithm
 
3.4.2. Pattern partition for reducing the probability of failure appearance  
For rotating test, since the original test set needs to be partitioned into several smaller 
subsets to meet the test application time requirement. Fault coverage of each subset would 
be reduced due to the missing test patterns so that many faults cannot be detected in test 
sessions and the detection time interval of faults becomes longer. Although a system failure 
is not caused necessarily as soon as a fault excites, the longer detection time interval would 
cause the higher probability of a failure appears. Therefore, reduce the probability of failure 
caused by faults is required for guaranteeing the system reliability. 
3.4.2.1. Failure Appearance Probability (FAP) 
We define Failure Appearance Probability (FAP) as the probability of a failure appears 
during system operation. The computation for FAP is based on two assumptions: 1) no fault 
occurs during test application; 2) failure caused by a fault can be avoided when the fault is 
detected.  
To compute the FAP, we assume that executing field test per unit time. Suppose that 
existence probability of an aging-induced fault during unit time is p and the probability of 
failure caused by the fault in a time unit is q. Hence, the FAP of a fault per unit time is pq. 
If the fault also cannot be detected in the next test session, the detection time interval 
becomes two units of time. The existence probability of the fault is 2p, and failure would be 
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caused by the faults more easily since the detection time interval becomes longer. Therefore, 
FAP of the fault undetected at two test session is 2
2
pq. We give an example to explain the 
FAP computation for rotating test below.  
Suppose that a given test set can be partitioned into 4 subsets {T1, T2, T3, T4} and rotate 
them in field. Consider a fault f detected by T1, if f can be detected by T2 but undetected by 
T3 and T4. During the period between T1 and T2, the time interval is 1 so that the failure rate 
of f is pq. After T2 is applied, f will be undetected in three consecutive test sessions until the 
next test T1 is applied, so that the detection time interval is 3 and the failure rate of fault f 
during the period between test T2 and the next T1 is 3
2
pq. If we assume that pq=1, the FAP 
of fault f during a rotating test is the sum of the FAP in different test sessions divided by the 
number of subsets that is (1+9)/4=2.5. For all faults detected by T1, FAP can be formulated 
as: 
]16)(9)(4)[()( 4,14,13,13,12,12,11,11 fffffffpqTFAP   
                    
)753( 4,13,12,11,1 ffffpq                                               (1) 
Where, ∆f1,1 denotes the fraction of faults detected by T1, ∆f1,2 denotes the fraction of 
faults detected by T1 missed by T2, ∆f1,3 denotes the fraction of faults detected by T1 missed 
by T2 and T3, and ∆f1,4 denotes the fraction of faults detected by T1 missed by T2, T3 and T4 
(only detected by T1). Note that (1) only gives the failure rate for the case that faults 
detected by T1. The general case for computing the failure rate for the faults detected by Ti 
can also use the same equation (1) where ∆fi,j becomes the fraction of faults detected by Ti 
and undetected by other subsets Ti+1…Ti-1 during a rotating test. For the case that a given 
test set is partitioned into 4 subsets, the failure rate for rotating test can be expressed as: 
)]()()()([
4
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pq
TTTTPFAP      (2) 
Where FAP(Ti) is the FAP of the faults detected by Ti. We can write the FAP for the 
rotating test with 4 subsets as: 
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The FAP calculation can be extended to the rotating test with Nset subsets by rewriting 
(3) into (4). 
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From the above discussions, we can observe that the FAP of rotating test is depending 
greatly on test partitioning. We show an example below. Suppose that we need to partition 
a test set into 4 subsets {T1, T2, T3, T4}, a fault f can be detected by two patterns t1 and t2. 
Let’s distribute t1 and t2 to subsets in three cases: 1) distribute t1 and t2 to the same subset 
T1; 2): distribute t1 to subset T1 and t2 to subset T2; 3) distribute t1 to subset T1 and t2 to 
subset T3; In case 1, fault f can only be detected by subset T1, the detection time interval is 
4. If we suppose that the factor pq in equation (1) is 1, hence average FAP of f is 16/4=4. In 
case 2, fault f can only be detected by two consecutive subsets T1 and T2, however it will be 
missed at the next two consecutive subsets T3 and T4 so that the detection intervals are 1 
and 3, respectively. Average FAP of f is (1+9)/4=2.5. In case 3, fault f is detected by T1 and 
T3, missed at the T2 and T4. The detection interval is 2, and the average FAP of f is 
(4+4)/4=2. Note that distributing test patterns t1 and t2 in case 3 can derive the minimum 
FAP.  
The above example shows that for a fault f detected by N (N>1) test patterns, evenly 
distributing the N test patterns to subsets can minimize the FAP for rotating test. However, 
in general, it is difficult or even impossible to have an optimum partition on the original test 
sets for rotating test so that the detection patterns of every fault can be distributed evenly. 
This can be seen by an example. Suppose that a given test set is partitioned into 8 subsets 
and we have 4 test patterns {t1, t2, t3, t4} for 3 faults {f1, f2, f3}. Fault f1 is detected by 4 test 
patterns, f2 is detected by t1 and t3 and f3 is detected by t1 and t2. For fault f1, we distribute all 
its test pattern evenly with T1 = {t1}, T3 = {t2}, T5 = {t3} and T7 = {t4}. For fault f2 there is 
no problem as its test patterns t1 and t3 are distributed evenly. However for fault f3, we 
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cannot find a way to assign t1 and t2 so that the FAP of f3 is minimized while not increasing 
the FAP of other faults. 
In [29], a genetic algorithm (GA) based test partition method is proposed that can find a 
near optimal partitioning that detection test patterns of all faults are partitioned as evenly as 
possible. However, since the GA-based test partition method distributes each test pattern to 
only one subset so that the faults detected by only one test pattern can be detected at one 
test session but undetected at the other test sessions during one rotating, thus the FAP 
cannot be reduced. The FAP of these faults would be very high if there are too many test 
sessions during a rotating test. Therefore, for minimizing the FAP of rotating test, we need 
to find a partitioning that can reduce the FAP for the faults detected by only one pattern. In 
the next section we formulate a problem for test partitioning and propose a new test 
partition approach for rotating test aiming at the FAP minimization. 
3.4.2.2. Problem formulation 
From the above discussions on FAP in test partitioning for rotating test, we formulate the 
following problem: 
[Test Pattern Partitioning Problem] Given a test set Torg consisting of Norg patterns and the 
number of test patterns of each subset Ntest. Note that Torg can detect all the faults of circuit. 
Then distribute test patterns in Torg into subsets. The objective is to minimize the FAP of a 
rotating test with obtained subsets. 
For the problem solved in sub-section 3.4.1, the number of subsets is determined from 
Norg and Ntest. Unlike that problem, because this formulation allows a test pattern of Torg to 
be included in more than one subset, the number of obtained subsets may be larger.  
 3.4.2.3. Partition algorithms 
The partitioning algorithm focuses on two points for failure rate reduction. 1: distribute 
the detection test patterns of every fault as evenly as possible; 2: for the faults detected by 
only one pattern, repeatedly distribute the detection pattern to different subsets. 
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In order to evenly distribute the detection test patterns of faults, every time distributing a 
new test pattern to a subset we need to select the pattern which can detect more faults only 
detected by the previous subsets. For example: select a new pattern tnew is distributed to 
subset Ti, tnew should detect more faults undetected by other patterns in Ti but (only) 
detected by Ti…Ti-1. In this way, the faults that were detected in the previous test session 
but undetected in the followed test sessions can be detected by applying the new subset. 
Hence the FAP of the faults can be reduced. 
For the faults detected by only one pattern, FAP can be reduced by repeatedly 
distributing the test pattern to different subsets. For example, suppose that a test set is 
partitioned into 4 subsets {T1, T2, T3, T4}, fault f is only detected by test pattern t1 which 
was distributed to subset T1. If suppose that pq =1, the FAP of fault f is 16/4=4. On the 
other hand, if distribute t1 to both subset T1 and T3, FAP of f can be reduced to (4+4)/4=2.  
However, repeatedly distributing test patterns to subsets would cause the number of 
subsets increase and the FAP of some faults would become larger. This can be seen by an 
example: suppose that partitioning a test set with 8 test patterns into subsets, and the size of 
each subset is 2. Then the test set can be partitioned into 4 subsets {T1, T2, T3, T4} without 
repeatedly distributing any test patterns. Suppose that 2 test patterns of the test set {t1, t2} 
detect 3 faults {f1, f2, f3}, where t1 detects f1, t2 detects {f2, f3}. If distribute t1 to T1 and t2 to 
T2, the FAP of f1 is 16/4=4 and f2 is (1+9)/4=2.5. In order to reduce the FAP of f1, we can 
distribute t1 to both T1 and T3. But, since the size of each subset is 2, repeatedly distributing 
t1 needs to increase the number of subsets to 5, and the average FAP of f1 can be reduced to 
(4+9)/5=2.6. However, for fault f2, because the number of subsets is increased to 5, the 
detection time interval between T3 and the next subset T2 is 4 so that the average FAP of f2 
becomes (1+16)/5=3.4, it is larger than the case of 4 subsets. Therefore, in order to improve 
the FAP for all faults, we need to make the number of subsets as small as possible. The 
outline of the proposed test partitioning is given below: 
Step1: Perform fault simulation in an arbitrary order of the original test patterns, create a 
fault list “TarFList” to record the detectable faults of the given test patterns. 
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Step2: Create a subset T1.  Select a test pattern which can detect the most faults in 
“TarFList”. Then update the fault list “TarFList” to remove the faults detected by T1. 
Repeat step2 until Nsub patterns were distributed to T1. 
Step3: Create a new subset Ti (i>1) and a fault list “OnlyDetFlist” to store the faults that 
were detected by the past subset Tj (j<i) but undetected by the subsets Tx (j<x<i). Select 
Nsub test patterns which can detect the most faults in “OnlyDetFlist” and more additional 
faults in “TarFList” to Ti. Every time selected a pattern to Ti update the fault list “TarFList” 
and “OnlyDetFlist”. Repeat step3 until no faults exist in “TarFList”. 
 At step 3, in order to evenly distribute test patterns, we use a fault list “OnlyDetFlist” to 
record the faults that are detected by each of the past subset but undetected by the followed 
subset, select patterns which can detect more faults in “OnlyDetFlist” to the new subset, so 
that the faults that were detected in the previous test sessions but undetected in the followed 
sessions could be detected again by applying the new subset. To reduce the failure rate for 
the faults detected by only one pattern, we set a threshold for detection interval, when 
selecting a new pattern for a subset Ti, count the number of faults that are only detected by 
the patterns of subset Tj (j=i-threshold of detection interval), select the pattern in Tj that can 
detect the most faults detected by only one pattern to Ti again. Since repeatedly distributing 
patterns to subsets would increase the number of subsets, in the partitioning procedure we 
do not set a limit for the number of subsets. In order to make the number of subsets as small 
as possible, every time selecting new patterns to a subset the new patterns also should can 
detect more additional faults undetected by all the previous subsets, and the partitioning 
procedure is stopped if all the detectable faults of the original test patterns are detected by 
subsets. 
3.4.2.4. Experimental Results 
We performed experiments on ISCAS’89 circuits and test patterns generated for single 
stuck-at faults. In the experiments, we set the maximum number of patterns of each subset 
denoted by Ntest to 10 and 20. Number of test patterns distributed to every subset never 
exceeds Ntest. In order to verify the effectiveness of the proposed approach in improving the 
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failure occurrence probability for rotating test, we also performed experiments for random 
partition and the genetic algorithm (GA) based test partition [29].  
In the first experiment, Ntest was set to 10 and the results are given in Table 3.8. The first 
column gives the name of the circuit, followed by the number of test patterns Torg. Columns 
headed by “#Subset” give the number of subsets partitioned by three partition methods, 
respectively. The columns denoted by “AveDetInt” show the results of average detection 
time interval of all faults in a rotating test for the three partitioning methods. Results of 
failure occurrence probability for different partition methods are shown by the column 
“FAP”, respectively. From comparison of the results of average detection time interval and 
FAP among the three partition methods, we can find that the GA based method derived 
shorter detection time interval of faults and lower FAP than the random partitioning 
because of distributing test patterns evenly. The proposed partition method shorted the 
detection time interval for all faults mostly and achieved the maximum reduction in FAP. 
This is because the proposed method not only distribute patterns as evenly as possible but 
also focus on reducing FAP for the faults detected by unique pattern through repeatedly 
pattern distributing. This proves the effectiveness of the proposed test partitioning on 
minimizing FAP for rotating test. 
In the second experiment, we increased the size of each subset Ntest = 20. Experimental 
results are shown in Table 3.9. From the results we can observe that FAP decreased due to 
the shorter detection time interval of faults as the number of subsets decreased. The 
effectiveness of the proposed test partitioning also can be observed from the results. In 
Table 3.10 we give the runtime of the GA based partition method and the proposed 
partition method when set the size of each subset to 10 and 20, respectively. From the these 
results we can see that the proposed method take less time to find a better partitioning than 
the GA based method did. 
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Table 3.8 Experimental results with Ntest=10 
#Subset AveDetInt FAP #Subset AveDetInt FAP #Subset AveDetInt FAP
s1488 101 11 2.688 6.144 11 2.673 5.502 14 2.284 5.424
s5378 100 10 1.44 2.857 10 1.422 2.707 11 1.397 2.677
s9234 111 12 1.958 4.893 12 1.926 4.615 14 1.8 4.494
s13207 235 24 1.906 8.39 24 1.904 7.307 29 1.639 7.05
s15850 97 10 1.601 3.715 10 1.59 3.414 12 1.474 3.271
AVE - -　 1.845 4.823 -　 1.903 4.709 - 1.671 4.273
Circuits #Pattern
Random Partitioning GA-based Partitioning Proposed Method
 
Table 3.9 Experimental results with Ntest=20 
#Subset AveDetInt FAP #Subset AveDetInt FAP #Subset AveDetInt FAP
s1488 101 6 1.926 3.47 6 1.897 3.089 7 1.638 2.631
s5378 100 5 1.235 1.777 5 1.219 1.659 6 1.204 1.644
s9234 111 6 1.526 2.757 6 1.518 2.509 7 1.445 2.397
s13207 235 12 1.622 4.473 12 1.610　 3.885 14 1.458 3.556
s15850 97 5 1.345 2.142 5 1.325 1.975 6 1.281 1.871
AVE -　 　- 1.489 2.757 - 1.514 2.624 -　 1.374 2.287
Circuits #Pattern
Random Partitioning GA-based Partitioning Proposed Method
 
Table 3.10 Run time for GA and Proposed partition 
GA based partition Proposed method GA based partition Proposed method
s1488 214 0.6 180.7 0.5
s5378 4878.9 6.1 4218.4 5.9
s9234 7344.4 20.7 5992.8 17
s13207 37604.5 168.2 30671.7 126.7
s15850 24723.2 45.9 20523.6 38.1
AVE 14953 48.3 12317.4 37.6
Circuits
Runtime (sec.) for Ntest=10 Runtime (sec.) for Ntest=20
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3.5. Conclusions  
In this chapter, a rotating test with test pattern partition is presented to meet the 
limitation of short test application time in field for aging-induced fault detection. In order to 
improve the test quality for rotating test. First, we proposed test partition algorithm focus 
on maximizing fault coverage of each subset obtained by partitioning. It consists of two 
phases, test pattern partitioning and test pattern replacement. Experimental results showed 
that test partitioning for the rotating test is effective for high quality field test. 
Second, we focus on shorting the detection time interval of all faults in rotating test in 
order to avoid the system failure. A novel method is proposed to estimate the Failure 
Appearance Probability (FAP) for rotating test, and also proposed a test partitioning 
approach to minimize the FAP by distributing patterns repeatedly. Experimental results 
demonstrated the effectiveness of the proposed partitioning approach. 
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Chapter 4 
4. Test Power Reduction for Logic-BIST  
Logic-BIST (Built-In Self Test) currently is widely used for system debug or field test 
because it can provide self-test ability and easily to conduct at-speed testing for timing-
related defects to obtain high test quality. However, high power dissipation during test is a 
vital issue. In Logic-BIST, random test patterns are applied to the test that result higher 
power dissipation compared to the normal circuit operation since the low correlation 
between the consecutive random test patterns. Excessive power dissipation can cause 
higher IR drops and heating of the chip resulting delay variation, and in turn lead to false 
test or yield loss. 
In order to guarantee the reliability of LSI, low power test for Logic-BIST is strongly 
required. While many approaches have been proposed to tackle the test power problems, 
inadequate test power reduction and lower fault coverage still remain as vital issues.  In 
addition, existing methods just focus on the test power reduction, however, if the test power 
is extremely reduced, some small delay may be missed by the test resulting in test quality 
loss. Therefore, reducing the test power to a specified level is also necessary. In this chapter, 
a low power Logic-BIST scheme is proposed which not only can significantly reduce the 
whole test power, but also can control the test power to the specified level.  
The rest of this chapter is organized as following: Section 4.1 discusses the power 
dissipated in LSI. Section 4.2 describes power issues during test. Section 4.3 introduces 
some low power test technologies. The objective and test power metrics used in this work 
are described in Section 4.4 and 4.5, respectively. In Section 4.6, the proposed scan-in, 
capture and scan-out power reduction methods for Logic-BIST are presented, respectively, 
and also discussing the scan-shift power controlling in this section. The chapter concludes 
in Section 4.7.  
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4.1. Power dissipation in LSI  
Continuous scaling down of the feature size of complementary metal oxide 
semiconductors (CMOS) increases the transistor density enabling more functionality to be 
integrated on a chip and high speed circuit operation. The growth in transistor density 
results in rapid increase of the power density on the chip since the supply voltage cannot be 
reduced adequately as the difficulty in keeping its noise margin [30]. Then, power problem 
becomes a vital issue.  
There are two major components of power dissipation in a CMOS circuit: static power 
and dynamic power [31]. 
Static dissipation: power is dissipated by the leakage current or other currents drawn 
continuously from the power supply when the gate is inactive. 
Dynamic dissipation: The dominant source of power dissipation in CMOS circuits. 
Power is dissipated by the current required for charging and discharging the load 
capacitances when the gate is active. Figure 4.1 shows the power dissipation in a CMOS 
inverter. When the output switches from 0 to 1 (1 to 0) the PMOS (NMOS) is turned on and 
the NMOS (PMOS) is turn off, the capacitor (CL) starts charging (discharging) and 
dissipates power as a heat. The higher switching activity at the output of the gate is, the 
more power will be dissipated and generating more heat. 
 
Figure 4.1 Power dissipation in COMS gate  
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4.2. Test Power Issues 
With the ever increasing integration capability of semiconductor technology, more 
capabilities are integrated onto a chip, and the circuit becomes complicated. Scan design is 
widely used in order to improve the testability of a circuit, and in turn, achieving the high 
test quality. In the mean time, as the continuous shrinking in the feature size of transistor 
and the increase of circuit speed, timing-related defects are high proportion of the total chip 
defects and at-speed testing is crucial. However, high power dissipation during scan test is a 
vital issue which limits at-speed testing. 
Previous studies have confirmed that switching activity during testing is much higher 
than that during functional operation which can result in higher dynamic power dissipation 
during the test.  
The source of power dissipated during scan-based test mainly consists of following 
three parts:  
1) Scan-in power: The power dissipated when test patterns are fed into scan chains. 
Generally, test patterns are generated by an automatic test pattern generator (ATPG) for 
scan-based test or an on-chip liner feedback shift register (LFSR) for Logic-BIST. Unlike 
the normal functional operation, the correlation between successive test patterns is very low. 
Many toggles (0 to 1, or, 1 to 0) exist in the test patterns. The high toggle rate will produce 
more switching activities in test than that in normal operation and cause high power 
dissipation.  
2) Scan-out power: The power dissipated when scan out the test responses are dumped 
from scan chains. Because the goal of test is to activate as many nodes as possible in the 
circuit, toggle rate of test responses should be very high that can cause excessive switching 
activities during shift operation. 
 It should be noted that scan-in and scan-out is done concurrently, scan shift power is 
the sum of scan-in power and scan-out power. 
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3) Capture power: The instantaneous power dissipated by captured vectors at capture 
time. Since test patterns applied to the circuit have non-functional characteristics compare 
with the input patterns in the functional operation, it tends to cause high power dissipation. 
High power dissipation during test causes a high rate of current flowing in power and 
ground lines leading to excessive peak supply current. Excessive peak supply currents may 
cause higher IR drops (voltage droop), which tend to increase signal propagation delays of 
gates. Also, high power dissipation during test would cause the excessive temperature and 
noise that result in the delay variations which can erroneously change the logic state of 
circuit resulting in incorrect operation of circuit gates that may cause some good circuits to 
fail the test and consequently yield loss [32], or the faulty circuits to pass the test resulting 
in test quality loss. In the mean time, at-speed testing which captures the test response of 
the scan design at the rated clock-speed is required for detecting the timing-related defects 
in the very large scale circuit. The excessive power dissipation limits the application of at-
speed testing and can result in test-induced yield loss [33].  
4.3. Low power test approaches  
Low-power test technology has been investigated deeply to tackle the test power issues, 
and many low power approaches were proposed for scan test and Logic-BIST. Following, a 
brief review of some of these approaches are presented. 
4.3.1. Low power scan test 
There exist many low power approaches for scan test that can be classified into two 
approaches: software-based approach and hardware-based approach. The software-based 
approach such as utilizing don’t-care (X) bits reduces the test power by modifying the 
deterministic test patterns generated by automatic test pattern generator (ATPG) [33]. The 
hardware-based approach involves blocking circuitry inserting [34, 35], scan segmentation 
technique [36], vector inhibition, selection techniques [37-39] and etc. 
4.3.2. Low power Logic-BIST 
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Logic-BIST currently becomes vital for system debug or field test because it can test 
the logic circuit itself and easily conduct at-speed testing for timing-related defects to 
achieve a high test quality. Its test power should be carefully controlled.  
Although many sophisticated methods are proposed for scan-test, there are not so many 
for Logic-BIST because its uncontrollable randomness makes software-based low power 
approach [33] for scan-test difficult. Hardware approaches for scan-test still might be 
available for Logic-BIST. However, the blocking circuitry inserting technique requires 
delay penalty for user paths and the power consumed at FFs, which might be 30-50% of the 
total area, is not reduced. The scan segmentation technique requires complex clock 
controlling and power density on a segmented chain might not be reduced. The 
combination approaches of software and hardware [37-39] propose the vector inhibition 
and selection techniques that focus on the ratio of care bits on a scan chain or on a block 
and ineffective ones are enabled with a mask logic or turning-off the clock. These require 
huge simulation efforts and sophisticated clock controlling. 
 Other approaches are that control the scan-in test patterns so that their toggle rate be 
very low [40-43]. In [40] authors proposed a low-transition random TPG (LT-RTPG) and 
insert it between the random pattern generators (e.g. LFSR: linear feedback shift register) 
and scan chain inputs to reduce the number of toggles on the test pattern. Figure 4.2 shows 
the concept of LT-RTPG. The output N bits from LFSR go through an AND gate and 
toggle flip-flop (T-FF). This means the scan-in bit toggles when all of the N bit values are 
1, which is small probability. This method can significantly reduce the scan-in power, and 
also plays some effects on scan-out power reduction.  However, since the generated low 
scan-in power patterns are low correlation to the original random patterns, fault coverage 
loss cannot be avoided. Figure 4.3 shows the comparison of LT-RTPG (2) and (3), and the 
original LFSR. The shadowed cells show value 1 and white cells show value 0. Using an 8-
bit LFSR, their output bits are plotted. Although LT-RTPG (2) and (3) reduce toggles, it is 
seen that frequent toggles remain in some part. Furthermore, as almost half of the original 
bits are changed in LT-RTPG (2 or 3), there is little correlation between its vectors and the 
original ones which causes fault coverage loss. 
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Figure 4.2 Structure of LT-RTPG [40] 
 
Figure 4.3 Comparison of LT-RTPG and the original LFSR patterns 
 
In [41] authors improved the LT-RTPG and proposed adaptive low shift power test 
pattern generator (ALP-RTPG). Figure 4.4 shows the concept. The essential improvement 
is that there is feedback from the last two scan flip-flops (S-FF) on a scan-chain. This 
feedback mechanism can control the scan-out power. However, the effect of scan-out 
power is not directly analyzed in the work.  
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Figure 4.4 Structure of ALP-RTPG [41] 
4.4. Objectives of this work  
  Some approaches have been proposed to tackle the test power problems for Logic-
BIST as described in the previous section. Existing methods only take into account the 
scan-in power reduction, whole power reduction is inadequate. In [40] and [41], both focus 
on controlling the scan-in power by modifying test patterns with low switching activity that 
achieved significant scan-in power reduction. However, scan-out power control is out of 
considering as well as the capture power. And also, fault coverage has been lost as the low 
correlation of the modified test patterns to the original random patterns, to achieve the 
desired fault coverage large number of test patterns is required that increases the test 
application time. In addition, existing methods just focus on the test power reduction. 
Actually, if the test power is extremely reduced that even much lower than the power in 
normal operation, some small delays will be missed in the test and results test quality loss.  
The objectives of this work are as following: 
1): a scan-in control method that can generate low power test patterns with strong 
correlation to the original random patterns. 
2):  a scan-out power control method that can reduce the scan-out power directly. 
3):  a method that can control the capture power. 
4):  a method that can control the test power to the user specified level.  
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4.5. Test power metric in this work 
In this work, power dissipation during test is divided into three parts:  
1):  Scan-in power: The power dissipated when test patterns are fed into scan chains.  
2):  Scan-out power: The power dissipated when scan out the test responses are dumped 
from scan chains.  
3): Capture power: The instantaneous power dissipated by captured vectors at capture 
time.  
It should be noted that scan-in and scan-out is done concurrently, scan shift power is the 
sum of scan-in power and scan-out power. 
To evaluate the power dissipation effectively, we utilize weighted transition metrics 
(WTM) [33] and set the following metrics for our evaluation. Although it is shown for a 
scan-chain, it can be easily extended for a parallel scan design. 
Scan-in power: The formulation for a scan-in test vector t is as follows.  
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where L is the scan chain length, ti is the ith bit of t and tL is the last bit of t. r denotes the 
captured test response in the scan chain and the r1 is the first bit of r. WTMin is the average 
of (1) for all the test vectors. 
Scan-out power: The formulation for a test response r is given as follows.  
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where L is the scan chain length and ri is the ith bit of r. WTMout is the average of (2) for 
all the test response vectors. 
Scan-shift power: The sum of WTMin and WTMout is used as the metric of the total 
scan-shift power. This is the same as average weighted transition metric. The metric for test 
vector t and test response r is as follows. 
)]()([
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WTM is the average of (3) for all the test vectors and the test responses. 
Capture power: A simple metric that measures the toggle rate at FFs is used for our 
evaluation. The metric for a test vector t and test response r will be as follows.
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where L is the scan chain length and tj (rj) is the j th bit of t(r). CTM is defined as the 
average of (3) for all the test vectors and the test responses. 
4.6. Proposed Power Reduction Methodologies 
4.6.1. Low power for Scan-in and Capture 
 In [34], power reduction methods for scan-in and capture are proposed. Where, a new 
low power test pattern generation circuit called pseudo low-pass filter (PLPF) is utilized to 
modify the random test patterns generated by LFSR so as to make the scan-in patterns 
smoother with low switching activity, and in turn reduce the scan-in power. In order to 
reduce the capture power, a multi-cycle test scheme is employed. Following, these methods 
will be presented in detail. 
4.6.1.1. Scan-in power reduction with PLPF (Pseudo Low-Pass Filter) 
  Scan-in power reduction requires reducing the number of toggles in scan-chain. Let define 
f1 as a pattern of repeated bits “01010101…,” which has the most toggles. In the same way, 
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f2 be “001100110011…,” which has the secondary many toggles in vectors of repeated bits. 
Seeing the vector in Figure 4.5, some parts of f1 patterns or f2 patterns are found. It is 
apparent if these high frequency parts are removed from the vector, the number of toggles 
will be reduced in a convincing way. It suggests a kind of low-pass filter will be effective. 
 
Figure 4.5 High frequency in a test vector 
Figure 4.6 shows the overall proposed structure for scan-in power reduction. We use a 
conventional linear feedback shift register (LFSR), which can be an internal type or an 
external type. The pseudo low-pass filter (PLPF) is proposed, which is a combinational 
circuit and generates a modified bit of Si (i=1, L) from the 2k+1 bits inputs Si,j-k, Si, j-k+1, , , Si, 
j-1, Ti, j, Ti, j+1, , , Ti, j+k-1, Ti, j+k.  The past bits Si,j-k, Si, j-k+1, , , Si, j-1 come from the scan chain 
connected to the PLPF through feedback loops and the current and future bits Ti, j, Ti, j+1, , , 
Ti, j+k-1, Ti, j+k come from a kind of phase shifter (PSF: the phase shifter for filter). It is well-
known that the future bits can be extracted using the current bits with a combinational logic. 
However, in case of 2k+1=3 or 5, PSF is very simple as shown later.  
 
 
Figure 4.6 Structure for scan-in power reduction 
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Figure 4.7 Detail Structure of PLPF (3) 
We define PLPF (2k+1) as a PLPF with 2k+1 bits. Figure 4.7 shows the detailed structure 
of PLPF (3). The output bit Si, j is defined as the moving average (a low-pass filter) of the 
three input bits Si, j-1, Ti, j, Ti, j+1. The moving average is the average of the past, current and 
future, which makes the sequence smoother and remove high frequency factors. Using this 
filter, f1 (i.e. 010 or 101) components are completely eliminated. This function can be 
implemented based on the following equation. 
     (           )                               
In the same way, f2 (i.e. 001100 or 110011) components can be eliminated by PLPF (5), and 
fk components can be eliminated by PLPF (2k+1) as proved in the following. 
Definition 1:  The output bit Sj of PLPF (2k+1) with inputs Sj-k, Sj-k+1, ... , Sj-1, Tj, Tj+1, … , 
Tj+k-1, Tj+k is defined as follows. 
  If sum of all input bits > k, then Sj =1; else Sj =0; 
Theorem 1: The output vectors constructed of Sj of PLPF (2k+1) contain no fl (l < k+1) 
components once it satisfies the following initial condition at some j0.  
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Ini_Con: The sequence of {Sj-l (l=1 to k+1)} has one or no toggle. 
Proof:  In case of Tj = Sj-1: When all of Sj-l (l=1 to k+1) are the same, there are more than 
k+1 same values around (i.e. l = j-k, j-k+1, … , j-1, j, j+1, … , j+k ) Tj, therefore, Sj = Sj-l 
(l=1 to k+1).  When Sj-m   Sj-m-1 (m < k+1), Sj-1 = Sj-2 =...= Sj-m and Sj-m-1 = Sj-m-2 =…= Sj-k-1 
from Ini_Con. As there are more than k+1the same values around Sj-1, they also exist 
around Tj. Therefore, Sj = Sj-l (l=1 to m). In both case, Ini_Con is kept.  
In case of Tj  Sj-1: When all of Sj-l (l=1 to k+1) are the same, it is apparent that only the 
case of Tj=Tj+l (l=1 to k), Sj = Tj (l=1 to k) and Sj+l = Sj (l=1 to k). For Sj+l (l=1 to k), Ini_Con 
is kept. When Sj-m  Sj-m-1 (m < k), Sj-1 = Sj-2 =...=Sj-m and Sj-m-1 = Sj-m-2 =…= Sj-k-1 from 
Ini_Con. As there are more than k+1 same values around Sj-1, they also exist around Tj. 
Therefore, Sj = Sj-l (l=1 to m). In both cases, Ini_Con is kept. From the above discussion, it 
is shown that Sj toggles in only the case of k consecutive bits.                          Q. E. D. 
Regarding the initial condition, as it is a loose restriction, it is satisfied soon in our 
experience. Figure 4.8 and 4.9 show examples of PSF circuits for PLPF (3) and for PLPF 
(5), respectively. In PLPF (3), the PSF constructs of only wire connections. Even in PLPF 
(5), the PSF constructs of small number of gates. 
 
 
Figure 4.8 PSF for PLPF(3) 
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Figure 4.9 PSF for PLPF(5) 
Figure 4.10 shows the comparison with the original vector and the vector modified by 
PLPF (3). It is seen that the new vector is quite similar to the original one and only 17% 
bits are changed whereas nearly 50% bits are changed by LT_RTPG(2) and (3). The ratio of 
0 and 1 value are kept almost the same. These features are preferable because the 
experimental knowhow with the original vectors regarding such as fault coverage, power or 
reseeding information might be kept even in the new vectors. 
 
Figure 4.10 Vector Comparison with PLPF and LFSR 
pg. 49 
 
4.6.1.2. Capture power reduction with Multi-cycle test 
To reduce the capture power in Logic-BIST, multi-cycle test scheme is utilized. In [45], 
authors reported that many capture cycles can reduce the capture power. As an excessive 
capture power causes timing issues during at-speed test, many captures with a slow timing 
might reduce the capture power without causing timing issues. Figure 4.11 shows an 
improved capture timing scheme. The first M captures are applied with a slow timing and 
the last capture is applied with at-speed timing. However, a significant decrease of fault 
coverage is a concern. To tackle this problem, we utilize the multi-cycle BIST scheme [46] 
in Figure 4.12. In the scheme, a part of FFs are directly observed using a compactor during 
many captures, which prevent the decrease of fault coverage. In the work, the observation 
of 20% FFs are recommended with 2% area penalty. Figure 4.13 is the proposed capture 
timing. The first M capture clocks are applied with a slow speed and the following N 
captures are applied with at-speed timing. A part of FFs are directly observed during M+N 
captures (in this case, the stuck-at faults can be detected in the first M captures while the 
delay faults are detected in the following N captures) or during the last N captures (in this 
case, only the delay faults are focused). 
 
 
Figure 4.11 Multi-capture waveform 
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Figure 4.12 Multi-cycle BIST with partial observation [46] 
 
Figure 4.13 Proposed capture timing 
4.6.1.3. Experimental results 
The proposed technology was evaluated using the ISCAS89 and ITC99 benchmark. A 
16-bit internal type LFSR (characteristic polynomial: X
16
+X
15
+X
13
+X
4
+1) and generated 
30k vectors were used. A parallel scan structure with 100 FFs scan-chain is adopted. 
Primary inputs are also fed by a LFSR. Primary outputs are not observed during BIST. 
Multi-cycle BIST with M slow capture and N fast capture is used (we refer this scheme as 
Mul (M, N)). In the scheme, 20% of FFs are observed using the SCOPE-based selection 
[12]. An in-house fault simulator is used to calculate the single stuck-at fault coverage. For 
comparison purpose, consecutive bits of LFSR outputs are input to LT (N) (N=3, 4) or ALP 
(N) (N=2, 3) for the evaluation.  Although inputs bits are not restricted to those in [40, 41], 
this is done for convenience.  
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Scan-in Power Reduction 
Table 4.1 shows the comparison of scan-in power reduction using Mul (0, 1) scheme. 
Here, “IN”, ‘OUT” and “Ave.” show WTMin, WTMout and WTM respectively. “Peak” means 
the maximum of WTM (ti, ri). LT (3), ALP (2) and PLPF (3) achieve from 13 to 17% rate of 
WTMin. LT (4), ALP (3) and PLPF (5) achieve from 7 to 8% rate of WTMin. This shows that 
these two groups of methods should be selected according to the required grade of 
reduction rate. It is seen that WTMin is well-controlled with LT and PLPF in variation of 
less than 0.7%. However, it is up to 4.6% variation with ALP. WTMout is also reduced. 
However, its amount differs greatly depending the circuit and usually is larger than WTMin 
except s35932. The peak rate of WTM (ti, ri) is an important metric because the problem of 
IR-drop are caused vector by vector. PLPF (5) looks to have a good controllability of the 
peak power than others. However, it is still greater than twofold of WTMin.  
Table 4.1 Scan-in power reduction with Mul (0, 1) 
IN OUT Ave. Peak IN OUT Ave. Peak IN OUT Ave. Peak IN OUT Ave. Peak IN OUT Ave. Peak IN OUT Ave. Peak IN OUT Ave. Peak
s38417 50.2 44.7 47.5 55.7 12.9 25.8 19.3 28.1 6.6 22 14.3 23.3 14 22.7 18.3 26.9 7.4 16.7 12.1 19.1 17 28.7 22.8 29.8 7.5 23 15.3 21.2
s38584 50.4 47.5 49 60.5 12.9 22.5 17.7 30.9 6.6 18.4 12.5 25.4 14.2 21 17.6 29.5 8 16.3 12.1 21.9 17.2 25.4 21.3 29.6 7.6 19 13.3 22
s35932 50.3 25.2 37.7 59 13 9.4 11.2 27 6.7 5.9 6.3 19.4 14.1 9.5 11.8 26.9 7.7 5.6 6.7 18.1 17.1 11.6 14.3 26.6 7.6 6.4 7 16.2
b14s 50.4 48.1 49.3 65.5 13.4 16.7 15.1 27 7.2 11 9.1 25.8 18.6 20.5 19.5 37.2 10 12.9 11.4 24.3 17.5 20.3 18.9 32.6 8.1 11.7 9.9 23.1
b15s 50.5 47.7 49.1 62.6 12.9 13.6 13.2 26.6 6.7 8.1 7.4 18.6 15.8 15.6 15.7 29.9 8.6 9.5 9.1 18.2 17.1 17.3 17.2 27.1 7.6 8.9 8.2 15.6
b17s 50.2 47.8 49 58.6 13.1 13.4 13.3 23.2 7 7.9 7.4 16.2 14.1 14.5 14.3 22 8 9.4 8.7 15.7 17.2 17.1 17.2 22.7 7.8 8.6 8.2 13.3
b20s 50.5 48.6 49.5 63.9 12.8 16.9 14.9 28.1 6.6 10.7 8.6 21 15.6 18 16.8 33 8.3 10.8 9.6 21.9 17 20.9 18.9 29.1 7.4 12.1 9.8 19
b21s 50.5 48.6 49.5 63.2 12.8 17.1 15 28.1 6.6 11.1 8.8 21 15.6 18 16.8 33 8.3 10.7 9.5 21.9 17 20.9 18.9 29.1 7.4 12.2 9.8 18.9
b22s 50.5 48.5 49.5 62.1 13 17.4 15.2 29.6 6.8 11.5 9.2 22.1 14.3 18.2 16.2 29.7 7.6 12.7 10.1 19.9 17.1 21.4 19.3 28.6 7.6 12.9 10.2 17.6
Ave. 50.4 45.2 47.8 61.2 13 17 15 27.6 6.8 11.8 9.3 21.4 15.1 17.5 16.3 29.8 8.2 11.6 9.9 20.1 17.1 20.4 18.8 28.4 7.6 12.8 10.2 18.5
PLPF (3) PLPF (5)
Circuit
LFSR LT (3) LT (4) ALP (2) ALP (3)
 
Capture Power Reduction 
Table 4.2 shows the comparison of capture power reduction using Mul (N, 1) scheme, 
where N is set to 1, 15, 20 or 30. “Ave.” shows CTM and “Peak” shows the maximum of 
CTM (ri). The peak rate of CTM (ri) is an important metric because voltage droop are 
caused vector by vector. It is easily seen that LT has a little effect of capture power 
reduction. ALP reduces CTM up to nearly 10%; however, it has also little effect of peak 
capture power reduction.  Mul (N, 1) not only reduces CTM drastically (to 7.3% by PLPF 
(3) and 6.9% by PLPF (5)), but also reduces the peak capture power up to nearly 15%.  
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Table 4.2 Capture power reduction with Mul (1/15/20/30, 1) 
Ave. Peak Ave. Peak Ave. Peak Ave. Peak Ave. Peak Ave. Peak Ave. Peak Ave. Peak Ave. Peak Ave. Peak Ave. Peak Ave. Peak Ave. Peak
s38417 27.6 35.3 22.7 36.6 21.9 36.2 15.1 27 11.8 25.7 23.1 34.2 2.5 10.5 2.6 10.8 2.4 10.1 22.1 35.6 2.1 9.1 2.2 9.8 2.1 9.8
s38584 37.5 59.7 19.6 32.6 16.8 31.6 16 28.8 11.7 26.4 21.3 31.2 8.7 14.8 7.6 15.3 5.9 14.7 17 32.2 7.4 13.8 7.2 15.2 5.9 14.6
s35932 50 59.8 46.8 72.2 44.6 74.7 25.6 64.9 18 58.9 47.2 65.6 18.3 55.3 17.7 55.7 16.5 55.7 46.5 74.3 16.7 58.8 16.1 58.8 15 58.1
b14s 13.1 41.2 12.9 44.1 14.7 48.6 10.5 44.1 9 43.7 12.8 41.6 10.2 28.2 10.1 27.3 10.1 28.6 13.9 51 10.1 28.2 10.2 28.6 10.1 27.8
b15s 5.9 19.6 7.1 22.9 7.7 25.4 6.6 24.7 6.7 16.9 6.9 21.8 1.2 13.4 1 12.7 0.9 11.4 7.5 21.6 1.1 13.4 1 18 0.9 11.6
b17s 5.8 13.9 6.8 15.5 7.3 17 7.2 17 7.2 16.2 6.6 16.5 0.9 7.3 0.7 7.1 0.6 7.6 7.1 17 0.8 6.9 0.7 5.7 0.6 6.9
b20s 13.1 37.3 13.1 36.9 14.5 45.5 9.3 41 6.7 43.5 12.9 36.5 9.6 26.3 9.6 26.5 9.6 24.7 14.2 43.5 9.1 27.6 9.1 26.5 9.1 25.3
b21s 13.1 37.6 13.5 39.2 15.5 43.9 9.6 42.2 6.9 42.7 13 35.9 9.6 26.3 9.6 26.7 9.6 26.5 14.5 40.8 9 28 9.1 28 9.1 29.6
b22s 13.1 30.9 13.9 36.3 16 42 9.5 35.4 7.5 28.6 12.9 32 9.8 21.1 9.8 22.3 9.8 24.1 14 37.4 9.4 26 9.4 23.4 9.4 22.9
Ave. 19.9 37.3 17.4 37.4 17.7 40.5 12.2 36.1 9.5 33.6 17.4 35 7.9 22.6 7.6 22.7 7.3 22.6 17.4 39.3 7.3 23.5 7.2 23.8 6.9 23
PLPF (3) PLPF (5)
Mul (1,1) Mul (15,1) Mul (20,1) Mul (30,1) Mul (1,1) Mul (15,1) Mul (20,1) Mul (30,1)Circuit
LFSR LT (3) LT (4) ALP (2) ALP (3)
 
Figure 4.14 shows the reduction curve of Mul (N, 1) for each data. Although, the effect 
of the proposed method is large, there are some data whose peak power doesn’t reduce so 
much such as s35932 or b14s. Figure 4.15 shows the CTM (ri) distribution of b14 for 30k 
vectors using Mul (10, 1) scheme. Figure 4.15 (a) is CTM of 1
st
 capture and Figure 4.15  
(b) is CTM of 10
th
 capture. It is seen that almost half vectors have low toggle rates, which 
contribute to reduce the average CTM. However, the remaining vectors have still high 
toggle rates. s35932 also has the similar behavior. If the behavior were the same as the 
original functional one, no other reduction method would be needed. If not, more improved 
technique is required for future. 
Figure 4.14 Capture-Power Reduction with Mul (N, 1) 
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Figure 4.15 Capture toggle rate (CTM) of each vector 
Test Coverage Estimation 
Table 4.3 shows the comparison of test coverage. Here, “Scan”, “Cap.” and “TC” show 
WTM, CTM and test coverage respectively. As referred in section 4.2, LT (3), ALP (2) and 
PLPF (3) achieve the similar WTM rate each other and LT (4), ALP (3) and PLPF (5) 
achieve the similar WTM rate each other too. PLPF (3) with Mul (10, 10) scheme and 
PLPF (5) with Mul (10, 10) scheme achieve nearly 10% better test coverage (in average) 
than LT or ALP. It should be noted that it is better than the original LFSR’s (in average) 
even at low shift-power. For applying Mul (10, 10) scheme, it is reported that 2% area 
penalty/investment is needed [12]. The proposed power BIST technology achieves low 
scan-sift power and low capture power with high test coverage. 
Table 4.3 Test Coverage Evaluation 
Scan Cap. TC Scan Cap. TC Scan Cap. TC Scan Cap. TC Scan Cap. TC Scan Cap. TC Scan Cap. TC Scan Cap. TC Scan Cap. TC
s38417 47.5 27.6 93.7 19.3 22.7 90.9 18.3 16.1 88.2 22.8 23.1 91.9 19.7 2.6 93.9 14.3 21.9 90.2 12.1 11.8 83.9 15.3 22.1 90.1 13.3 2.2 92.1
s38584 49 37.5 91.2 17.7 19.6 86.8 17.6 16 86.9 21.3 21.3 87.1 18.7 7.6 88 12.5 16.8 86 12.1 11.7 81.9 13.3 17 83.7 13.3 7.2 86
s35932 37.7 50 86.7 11.2 46.8 86.7 11.8 25.6 86.7 14.3 47.2 86.7 17.2 17.7 83.8 6.3 44.6 86.7 6.7 18 86.7 7 46.5 86.7 11.4 16.1 83.8
b14s 49.3 13.1 85 15.1 12.9 80.5 19.5 10.5 86.3 18.9 12.8 82 20.7 10.1 90.1 9.1 14.7 79 11.4 9 81.2 9.9 13.9 77.3 12.8 10.2 89.3
b15s 49.1 5.9 75.2 13.2 7.1 43.6 15.7 6.6 58 17.2 6.9 42.9 19.2 1 92.9 7.4 7.7 40.8 9.1 6.7 52.2 8.2 7.5 39.8 11 1 92.9
b17s 49.5 5.8 84.3 14.8 6.8 83.8 16.8 7.2 85.4 18.9 6.6 81.8 20.9 0.7 90.8 8.6 7.3 83.9 9.6 7.2 81.1 9.7 7.1 81.5 12.7 0.7 91.7
b20s 49 13.1 80.5 13.3 13.1 59.7 14.3 9.3 54.8 17.2 12.9 42.1 18 9.6 73.4 7.4 14.5 56.4 8.7 6.7 49.6 8.2 14.2 39 9.4 9.1 67.6
b21s 49.5 13.1 86 15 13.5 85.2 16.8 9.6 87.4 18.9 13 83.2 20.8 9.6 91.7 8.8 15.5 84.9 9.5 6.9 82.8 .9.8 14.5 82.7 12.7 9.1 92.4
b22s 49.5 13.1 85.3 15.2 13.9 84.3 16.2 9.5 85.9 19.3 12.9 82.1 21.3 9.8 90.6 9.1 16 83.2 10.1 7.5 81.4 10.2 14 80.4 13.3 9.4 91.4
Ave. 47.8 19.9 85.3 15 17.4 77.9 16.3 12.3 80 18.8 17.4 75.7 19.6 7.6 88.4 9.3 17.7 76.8 9.9 9.5 75.6 9.1 17.4 73.5 12.2 7.2 87.5
.PLPF (5) 
Mult (10,10)
.PLPF (3) 
Mult (10,10) .LT (4) ALP (3)
.PLPF (5) 
Mult (0,1)
Circuit
LFSR .LT (3) ALP (2)
.PLPF (3) 
Mult (0,1)
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4.6.2. Scan-in power controlling  
4.6.2.1. Requirement of power controlling 
High power dissipation during test can increase the delay resulting in some good 
circuits to fail the test and consequently yield loss. Thus, test power reduction is necessary. 
On the other hand, if the test power is extremely reduced that even lower than the power 
dissipated in the normal operation, the effect of some small timing-related defects in the 
circuit likely cannot be observed at the output during test. This can cause a defective circuit 
appears to be a good part passing the test, and leading to reliability degradation of LSI. 
Therefore, controlling the test power to a specified rate accommodate to the requirement of 
design is required.   
4.6.2.2. Scan-in power controlling scheme 
In section 4.6.1, a pseudo low-pass filter has been presented for scan-in power 
reduction. Changing the number of input bit fed from the LFSR for PLPF can reduce the 
scan-in pattern toggle rate to different level. Using the conditional probability calculation, it 
is easy to see that PLPF (3) generates vectors of 12.5% toggle rate and PLPF (5) generates 
vectors of 6.7% toggle rate under the assumption that the original vectors have complete 
randomness with 50% toggle rate. This suggests that any toggle rate  of vectors between 
6.7% and 50% are realizable assigning the values of ,  and  in the following equations. 
321 TTT                                                     (6) 
1 
                                                         
(7) 
where T1 (=50%) is the rate of LFSR, T2 (=12.5%) is that of PLPF (3) and T3 (=6.7%) 
is that of PLPF (5).  
Figure 4.16 is an example of controlling circuit. It is apparent that the solution of (, , 
) that satisfies (6) and (7) are not unique. In our experience, the remained randomness after 
reducing power affects the fault coverage. Then, assigning  as a large number will be 
more effective. 
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Figure 4.16 Power controlling scheme 
As discussed above, this scan-in power controlling scheme has the capability to 
generate a test pattern with the toggle rate between 6.7% and 50% so as to control the scan-
in power to a user specified rate. Since the scan-out power that dissipated by the test 
responses was not taken into account, accurate shift-power controlling should be still 
difficult. An effective scan-out power reduction method is strongly required which will be 
discussed in the following sections.   
4.6.3. Scan-out power reduction by outputs overwriting 
4.6.3.1. Scan-out power issues 
As described in section 4.6.1, we proposed a low power BIST scheme that can reduce 
the scan-in power and capture power with little loss of fault coverage by using a Pseudo 
Low-Pass Filter (PLPF) and multi-cycle capture technique. Yet, as earlier low power 
methods done (LT-RTPG, ALP-RTPG), the scan-out power is just reduced as bi-product of 
scan-in power reduction. The amount of reduction is not enough compared to that of scan-
in power. Figure 4.17 shows the comparison of the scan-in power and the scan-out power 
reductions in LT-RTPG, ALP-RTPG and PLPF for 5 ITC99 benchmark circuits. It can be 
seen that scan-out power has been reduced as the effect of scan-in power reduction. 
However it is still almost 2-times higher than scan-in power. It is difficult to control the 
total scan-shift power only from scan-in power control. Therefore, scan-out power control 
still remains as important issue.  
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Figure 4.17 Comparison of scan-in/out power reduction 
In this work, we employ the low power multi-cycle BIST scheme described in section 
4.6.1 and proposed a novel scan-out power reduction method [47, 48]. Following, it will be 
described in detail. 
4.6.3.2. Proposed scan-out power reduction method 
Figure 4.18 shows the idea of the proposed scan-out power reduction method. First, the 
method selects some FFs for scan out control at logic design phase. We call the FFs 
“control FFs” (denoted as “C”). In scan testing, it fills the control FFs with proper values 
after the last capture before starting scan-shift operation using additional control circuits to 
make the scan-out vector smoother so as to reduce the switching activity associated with 
scan-out vectors.  
It should be noted that because capture power caused by launch affects delay 
propagation in the capture cycle, value-filling after the last capture will not affect the 
capture power. Since filling new values to the control FFs before observing the original 
captured values would affect the fault coverage. For compensating fault coverage loss, we 
employ multi-cycle scan test with partial observation [46], where the responses of CUT 
captured into the control FFs are compressed directly into an additional compactor 
(compactor B) during many captures (except the last capture) and the output (signatures) of 
compactor B are observed in shift mode as well as compactor A. Multi-cycle test consists of 
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many capture cycles, which brings more chances of fault sensitization [49], and capturing 
the values of control FFs into compactor B during multiple clock cycles increases the 
number of fault detection chances. Therefore, even if the captured values of the control FFs 
are modified after the last capture, the loss of fault coverage could be compensated.  
 
Figure 4.18 Idea of scan-out power reduction 
The proposed scan-out power reduction method has two issues to be solved as follows.  
1. Control FF selection: It is needed to determine FFs that could reduce the scan-out 
power mostly by value filling and with less fault coverage loss by partial observation. 
2. Value filling method: For the selected control FFs, we need to determine that what 
value to fill them could achieve the largest scan-out power reduction and control circuit will 
cause less hardware overhead increase. 
4.6.3.3. Control FFs’ Selection 
When controlling the scan out power, we need to consider not only scan-out power 
reduction but also fault coverage loss simultaneously. Although a part of fault coverage loss 
caused by filling new logic values in the control FFs might be compensated by multi-cycle 
test and partial observation, it is still needed to reduce fault coverage loss as far as possible. 
In this work, we first theoretically analyze factors for the scan-out power reduction and the 
fault coverage improvement independently, and then propose a control FFs selection 
method that takes the factors into consideration simultaneously. 
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a. Factor for scan-out power reduction 
In multiple captures test, high frequency bits in the test responses (i.e., “101010” or 
“010101”) that often produce high switching activity in shift operation appear intensively in 
some groups of FFs in scan chains. Figure 4.19 shows the state of a scan chain after the last 
capture for b14 benchmark circuit. Each row denotes the state of the scan chain after the 
last capture in different tests, and each cell denotes a scan FF in the scan chain (gray: state 
1, white: state 0). We can see that a part of FFs that locates at the scan-in side of the scan 
chain toggles frequently during test, and high frequency bits concentrate there. Other parts 
of FFs in the scan chain almost do not toggle for most of the tests. Since high frequency bits 
have large number of toggles which result in big power [44], controlling the FFs that often 
produce high frequency bits should be effective for the scan-out power reduction. 
 
Figure 4.19 State of a scan chain of b14 
We use toggle density to determine the FFs where high frequency bits concentrate in 
the scan chain. Toggle density is defined as the average toggle rate in the area of N bit 
adjacent of each FF at the last capture before scan-out operation. For a FF, the toggle 
density is computed by dividing the toggle number of the current vector by the maximum 
toggle number (e.g., vector as “…10101…”) in the area of N bit adjacent FFs ((N-1)/2 bit 
adjacent FFs on the scan-in side and scan-out side, respectively). An example for toggle 
density computation is shown in Figure 4.20. Suppose the state of a part of FFs in the scan 
chain after the last capture is “10010”, toggle density of ffx is 3/4=0.75 as N is set to 5 bits. 
It should be noted that for the FFs on the head of scan-in or scan-out side of a scan chain, 
toggle density is the average toggle rate in the area of (N-1)/2 bit adjacent FFs on the scan-
out side or the scan-in side, respectively. As shown in Figure 4.21, ff1 and ffx are the first 
scan FFs from the input and output side of the scan chain, respectively. The toggle density 
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of ff1 is the average toggle rate in the area of {ff1, ff2, ff3}, and toggle density of ffx is the 
average toggle rate in the area of {ffx-2, ffx-1, ffx} as N is 5. For ff2 and ffx-1, toggle density is 
the average toggle rate in the area of {ff1, ff2, ff3, ff4} and {ffx-3, ffx-2, ffx-1, ffx}, respectively. 
Figure 4.22 shows the toggle density of FFs in a scan chain for b14 circuit computed by 
logic simulation using 30k test vectors generated by PLPF [44]. Note the state of scan chain 
in Figure 4.19, FFs that high frequency bits are concentrated are well denoted by toggle 
density. 
 
Toggle number: 3 
Maximum toggle number: 4 (for vector “10101”) 
Toggle density: ¾=0.75 
Figure 4.20 Computation of toggle density 
 
Figure 4.21 Special cases of toggle density computation 
 
Figure 4.22 Toggle density of a scan chain of b14 
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It should be noted that elimination of the high frequency bits close to the scan-in side of 
the scan chain should be more effective for power reduction than that of close to the scan-
out side. In order to determine FFs that are most effective for power reduction, we compute 
the toggle density weighted by location numbers for each FF by multiply their toggle 
density by the location number in the scan chain. Here, the location number of FFs is 
counted from the first scan-out FF (i.e., =1) to the first scan-in FF (i.e., =the scan chain 
length) in scan chain which shows the contribution to the scan-out power of the scan chain 
in which the FF belongs, because the number of scan-out clocks of the FF is proportional to 
its location number. 
We consider that select the FFs with lager toggle density weighted by location numbers 
for scan-out control could achieve the most scan-out power reduction. 
b. Factors for fault coverage improvement 
While fault coverage loss caused by value filling might be relaxed by partial 
observation of FFs, resulting fault coverage depends on how to select FFs for partial 
observation. We select the FFs that have large fault coverage contribution for partial 
observation. A fault simulation-based method could maximize the fault coverage for a 
specified ratio of FFs. However, it requires huge computation time because sequential fault 
simulation without fault dropping for pseudo random patterns is time-consuming. In this 
work, we evaluate the fault coverage contribution of each FF by analyzing the fault 
observation capacity and fault propagation capacity for each FF using logic cone analysis 
that is structural circuit analysis. The collapsed single stuck-at fault model is used in the 
evaluation because it has less number of faults that requires less computation time than 
transition delay fault model. In addition, circuits that have high stuck-at fault coverage 
should also have high transition fault testability. Evaluating the fault 
observation/propagation capacity based on stuck-at fault model should be appropriate for 
transition fault coverage estimation. 
  Fault observation capacity of a FF is defined as the number of faults that can be 
observed at the FF without passing through any another FF. Figure 4.23 shows the logic 
pg. 61 
 
cone analysis for fault observation capacity. In the combinational logic of a sequential 
circuit, each FF has possibility of detection of faults in a specific region (e.g., regionⅠfor 
ff1, region Ⅱ for ff2) denoted by an input cone. Faults in regionⅠcan be observed at ff1 as 
effects of the faults may be propagated to ff1. Some faults in regionⅠalso can be observed 
at ff2 due to the region overlapping with Ⅱ. If faults that can only be observed at ff1 are 
more than those at ff2 (i.e., number of faults in the non-overlapped region of Ⅰ is larger 
than that of Ⅱ), fault observation capacity of ff1 should be higher than ff2. On the other 
hand, if the number of faults that are only observed at ff1 is small, fault observation capacity 
of ff1 should be lower.  
 
Figure 4.23 Fault observation capacity of FFs 
 
Figure 4.24 Fault propagation capacity of FFs 
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Fault propagation capacity of a FF is defined as the number of faults that can be 
propagated to the FF without through any other FFs. Figure 4.24 gives an example for fault 
propagation capacity analysis. In a sequential circuit, the effect of a fault that is only 
observed by ff1 might be propagated to another FF (e.g., ff2) in the later time frames while 
propagation paths exist between them. These faults might be detected by another FF in the 
later capture cycles. However, if no propagation path exists between an FF and any other 
FFs (e.g., ff3), the effect of a fault cannot be propagated to any other FFs. Such a fault 
cannot be detected at any FF except ff3 even with multiple-cycle test. Therefore if more 
faults only can be propagated (no propagation paths from a FF to any other FF), fault 
propagation capacity of the FF should be higher. 
FF with high fault propagation capacity and fault observation capacity indicates that 
more faults will be only observed (propagated) at (to) the FF. These faults should have less 
chance of detection due to the faulty value masking during multi-capture [46]. Observing 
the FF during multiple captures brings more chances for these faults detection. Therefore, 
we consider that select the FFs with higher fault propagation capacity and fault observation 
capacity for partial observation in multi-cycle test could increase the fault coverage. 
c.  Control FFs’ selection method 
In order to achieve larger scan-out power reduction with less fault coverage loss, the 
control FFs’ selection method should take the factors of scan-out power reduction and fault 
coverage improvement into consideration, simultaneously. In this work, we employ a 
multiple criteria decision analysis TOPSIS (Technique for Order Preference by Similarity to 
Ideal Solution) in [50] to select the FFs for scan-out control. The selection procedure is 
given as follows. 
Step1: Create an evaluation matrix consisting of M alternatives (#of FFs) and N criteria 
(# of factors discussed above) with the intersection of each alternative and criteria given 
as tij, we therefore have a matrix: 
),,2,1,,,2,1(,)( NjMiT NMijt   
                            
(4)
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Step2: Normalize matrix T using following formula. 
 
M
i ijijijNMij ttrrR
2
,)(
                                   
 
(5) 
Step3: Calculate the weighted normalized decision matrix vij by (6). 
rwv ijjij 
,  
1
N
j jw                                                       
(6)
 
Step4: Determine the worst alternative (vj
-
: minimum value of each factor) and the best 
alternative (vj
+
: maximum value of each factor), and calculate the distance between the 
target alternative i and the worst condition (Si
+
) and the distance between the alternative i 
and the best condition (Si
-
) by formula (7).  
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Step5: Calculate the similarity to the worst condition (Ci) for each alternative by (8): 
SS
S
C
ii
i
i 



                                                               
(8) 
Step6: Select the FFs with large Ci for scan-out control. 
4.6.3.4. Value filling methods 
For the selected control FFs, we propose three value filling methods for achieving the 
largest scan-out power reduction. 
a. Fixed-value filling 
The selected control FFs can be filled with a fixed value (0 or 1) after the last capture. 
As 0 appears more often than 1 in scan-out empirically, 0-value is used as the fixed value. 
Figure 4.25 shows the control circuit structure for 0-filling. The capture clock (CLK) and a 
last capture signal (LCAP) go through a NAND gate and generate a reset signal to set the 
control FF to 0 before starting scan-shift operation. Here, LCAP is generated by a clock 
counter just before the last capture cycle in the capture mode of multi-cycle test. The 
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control structure for 0-filling is very simple and has small impact on area overhead, in 
addition, without delay penalty. 
 
Figure 4.25 Control structure for 0-filling 
A fixed-value filling method can achieve great scan-out power reduction when the 
selected control FFs are consecutive, however, is not so effective for the alternate control 
FFs. Figure 4.26 shows a part of the distribution of the control FFs (denoted as “C”) in the 
scan chains of b14 circuit using the proposed selection method in sub-section 4.6.3.3. It 
shows that many selected FFs are consecutive and a part of the control FFs are alternate. 
Figure 4.27 and Figure 4.28 give examples of 0-filling for consecutive control FFs and 
alternate control FFs, respectively. In Figure 4.27, suppose that five control FFs (denoted as 
“C”) in the scan chain are consecutive and a response “01110101" is captured at the last 
capture. After 0-filling, scan-out vector becomes “00000001” so that significant scan-out 
power reduction can be achieved. In Figure 4.28, we use the same original vector as Figure 
4.27 and suppose two alternate control FFs are selected for 0-filling. The scan-out vector 
becomes “01010101”. In this case, 0-filling does not eliminate the high frequency bits p1, 
instead produces new high frequency bits p2 in the scan-out vector which results in scan-out 
power increase.  
 
Figure 4.26 Distribution of control FFs in scan chains 
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Figure 4.27 0-filling for consecutive control FFs 
 
Figure 4.28 0-filling for alternate control FFs 
b. Adjacent-value Filling (Ad-filling) 
The selected control FFs also can be filled with the value of its adjacent FF that locates 
in the scan-in direction. Figure 4.29 shows the concept of the adjacent-value filling. 
Compared with the 0-filling method, the adjacent-value filling works better for the alternate 
control FFs, because the control FFs are dynamically filled with the values observed from 
the adjacent FFs so that high frequency bits such as “010” or “101” will always be 
eliminated and the original low frequency bits in scan chain will be unaffected. However, 
for the consecutive control FFs, the scan-out power reduction of the adjacent-value filling is 
smaller than that of the 0-filling.  
 
Figure 4.29 Concept of adjacent-value filling 
  Figure 4.30 and Figure 4.31 give examples, in which the same original vector as 
Figure 4.27 is used. In Figure 4.30, the position of control FFs is the same as Figure 4.28, 
but a filling method is changed to the adjacent-value filling. It shows that the high 
frequency bits p1 in the original scan-out vector is eliminated, and also the original low 
frequency bits are not affected. In Figure 4.31, suppose five consecutive FFs can be 
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selected as control FFs for 0-filling method (in the area with thick line as the same as in 
Figure 4.27). The 2
rd
 and 4
th 
FF of the five consecutive FFs should not be assigned as 
control FFs in adjacent-value filling method because each control FF requires its adjacent 
FF for Ad-filling value feeding. When filling the control FFs (denoted as “C”) with the 
adjacent FF values after the last capture, scan-out vector becomes “00110001”. Although 
the high frequency bits in the original scan-out vector is eliminated, scan-out power 
reduction is not so effective than the 0-filling method where the modified scan-out vector is 
“00000001”.  
 
Figure 4.30 Ad-filling for alternate control FFs 
 
Figure 4.31 Ad-filling for consecutive control FFs 
We view the distribution of control FFs in scan chains shown in Figure 4.26. Many 
selected control FFs are consecutive. If we could feed the consecutive control FFs with the 
same FF value, it should be more effective for scan-out power reduction. However, control 
the path delay between FFs would become difficult. Therefore, in this work we feed at most 
two control FFs by one adjacent FF value synchronously to avoid the affect of path delay as 
far as possible. An example is given in Figure 4.32, in which two consecutive control FFs 
are filled with the same value of the adjacent FFs of them synchronously after the last 
capture. It shows that value filling not only eliminate high frequency bits “010” but also 
eliminate “0110”.  
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Figure 4.33 shows the control circuit structure for the adjacent-value filling. The 
capture clock (CLK) and the last capture signal (LCAP) generate a control signal through 
an AND gate to drive two NAND gates. The input DI of the adjacent FF is directly applied 
to one NAND gate and the other NAND gate though a NOT gate. The output of two NAND 
gates set the control FF to the same value as its adjacent FF’s.  
 
Figure 4.32 Feeding two control FFs by one FF 
 
Figure 4.33 Control structure for Ad-filling 
c.  Hybrid value filling 
Consider the merits and demerits of the 0-filling and the adjacent-value filling 
discussed above, combining with these two methods should be more effective for scan-out 
power reduction. Therefore, we propose a hybrid value filling method in which a threshold 
N of the length of consecutive control FFs is set to determine the value filling method for 
the selected control FFs. If a group of FFs are consecutive and the length is larger than the 
threshold N, they will be filled with a fixed value 0, otherwise filled with the adjacent value 
after the last capture. Here, the threshold N is equal to the specified bit number of the area 
for toggle density computation discussed in sub-section 4.6.3.3 in order to unite control FF 
selection and value filling. Figure 4.34 gives an example in which the threshold of the 
length of the consecutive control FFs is 5. 
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Figure 4.34 Structure of hybrid value filling 
4.6.3.5. Experimental results 
We evaluated the proposed methods using ITC99 benchmark data. A 16-bit internal 
type LFSR (characteristic polynomial: X
16
+X
15
+X
13
+X
4
+1) and a pseudo low-pass filter 
(PLPF) are used to generate 30k test vectors. A parallel scan structure with 100 FF-length 
of scan-chains is adopted (when # of FFs > 1600, 200 FF-length). Because the capture 
power of a circuit becomes stabilized at a rather low level as applying many capture cycles 
(i.e., 20 capture cycles) [45], it suggests that IR-drop-induced yield loss could be avoided. 
Therefore, a multi-cycle BIST with 10 slow-captures (focused on stuck-at faults) and 10 
fast-captures (focused on transition delay faults) are used in the experiments. Experiments 
are executed in 2 cases. In Case1:  We focus on achieving the most scan-out power 
reduction and fault coverage loss was ignored. We select a specified ratio of FFs for scan-
out control only according to the toggle density weighted by location numbers discussed in 
sub-section 4.6.3.3 where the bit number of the area for toggle density computation is set to 
5. In Case2: In order to compensate the fault coverage loss, we execute the experiments 
using the selection method proposed in sub-section 4.6.3.3 in which the factors of fault 
coverage improvements are considered simultaneously. To prevent the increase of area 
overhead, only 20% of FFs are selected for scan-out control. The weighted transition metric 
discussed in section 4.5 is used for power evaluation and a home-made fault simulator is 
used to estimate the single stuck-at fault coverage and transition fault coverage.  
 Scan-out power reduction 
Table 4.4 shows the comparison of the 0-filling (0), the adjacent-value filling (Ad) and 
the hybrid value filling (Hd) for Case1 and Case2. Here, “SI” and “SO” shows scan-in 
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power and scan-out power respectively. The results of scan-in power and the original scan-
out power without scan-out control (No-Ctrl) are shown in the second and third columns 
for comparison. Peak power reduction is very crucial because greater IR-drop or crosstalk 
is caused by high peak current. Therefore, we also evaluated the peak scan-out power and 
peak shift-power in Table 4.5, which are denoted by “P.Out” and “P.Shift”, respectively.  
Table 4.4 Scan-in & Scan-out power evaluation 
0 Ad Hd 0 Ad Hd
b14 8.24 22.82 7.36 12.24 7.36 8.52 12.61 8.29
b15 7.74 13.06 8.76 9.54 8.46 8.59 10.69 8.59
b20 7.54 16.4 9.12 10.93 8.93 9.68 11.15 9.23
b21 7.54 16.4 9.09 10.77 8.89 9.67 10.99 9.23
b22 7.69 17.37 8.7 11.06 8.49 9.28 10.98 8.98
AVE 7.75 17.21 8.61 10.91 8.42 9.15 11.28 8.86
Circuit SI
SO
No-Ctrl
Case1 Case2
 
 
Table 4.5 Peak power evaluation 
P.Out P.Shift P.Out P.Shift P.Out P.Shift P.Out P.Shift P.Out P.Shift P.Out P.Shift P.Out P.Shift
b14 37.9 21.93 8.92 8.31 18.69 12.32 8.92 8.31 11.59 8.94 18.65 12.3 10.94 8.76
b15 18.23 11.98 9.57 8.7 11.34 9.21 9.17 8.5 11.59 9 14.4 10.07 11.59 9
b20 17.09 12.66 9.92 9.76 11.94 10.28 9.51 9.42 10.44 9.39 12.24 10.29 9.9 9.12
b21 17.18 12.75 9.8 9.79 11.54 10.31 9.36 9.45 10.45 9.36 11.78 10.19 9.86 9.1
b22 27.03 16.73 13 9.71 16.98 11.7 13 9.71 13.97 10.2 16.7 11.56 13.69 10.06
AVE 23.49 15.21 10.24 9.25 14.1 10.76 9.99 9.08 11.61 9.38 14.75 10.88 11.2 9.21
Circuit
No-Ctrl
Case1 Case2
0 Ad Hd 0 Ad Hd
 
Table 4.4 shows the proposed value filling methods significantly reduce scan-out power. 
In Case1, the 0-filling could reduce the scan-out power of all circuit from the original 
17.2% to 8.6% (i.e., 50% reduction) on average. The adjacent-value filling also achieves 
37% scan-out power reduction (i.e., from 17.2% to 10.9%) which is smaller than that of 0-
filling. This can be explained by Figure 4.30. Many control FFs are consecutive so that 
scan-out power reduction of the adjacent-value filling is smaller than the 0-filling. The 
most power reduction is achieved by the hybrid value filling in which the original 17.2% 
scan-out power is reduced to 8.4% (i.e., 51% reduction) on average. In Case2, scan-out 
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power also has been significantly reduced where the original 17.2% is reduced to 8.9% (i.e., 
48% reduction) on average by hybrid value filling. Although the reduced scan-out power is 
bigger than Case1 (i.e., 8.4%), the difference is very small (i.e., 0.4%) and fault coverage 
loss can be compensated which will be discussed later. Table 4.5 shows that the proposed 
methods significantly reduced the peak scan-out power and peak shift power. The most 
peak scan-out power reduction is achieved by hybrid value filling that the original 23.5% is 
reduced to 10.0% (i.e., 57% reduction) in Case1. Peak scan-out power also has been 
reduced from the original 23.5% to 11.2% (i.e., 52% reduction) by hybrid value filling in 
Case2. As the scan-shift power is already at a very low level, nearly 40% reduction of peak 
shift power is a big advantage, which is not achieved by the conventional methods. 
Fault Coverage Estimation 
Table 4.6 Fault coverage evaluation 
SA TD SA TD SA TD SA TD SA TD SA TD SA TD
b14 89.27 70.03 89.27 68.13 89.27 68.81 89.27 68.13 89.27 68.98 89.27 69.71 89.27 68.98
b15 92.9 79.65 92.9 79.65 92.9 79.65 92.9 79.65 92.91 79.8 92.91 79.8 92.91 79.8
b20 91.7 82.94 91.7 82.84 91.7 82.87 91.7 82.84 91.7 83.24 91.7 83.27 91.7 83.24
b21 92.4 84.87 92.4 84.77 92.4 84.8 92.4 84.77 92.4 84.89 92.4 84.91 92.4 84.89
b22 91.39 82.52 91.39 82.45 91.39 82.47 91.39 82.45 91.41 83.02 91.41 83.03 91.41 83.02
AVE 91.53 80 91.53 79.57 91.53 79.72 91.53 79.57 91.54 79.99 91.54 80.14 91.54 79.99
Circuit
No-Ctrl
Case1 Case2
0 Ad Hd 0 Ad Hd
 
 
Table 4.6 shows the comparison of fault coverage for stuck-at faults (SA) and transition 
delay faults (TD) using the proposed value filling methods. In Case1, it shows that no 
stuck-at fault coverage is lost and transition fault coverage loss is little that 0.43%, 0.28% 
and 0.43% is lost by the 0-filling, the adjacent value filling and the hybrid value filling, 
respectively. The adjacent value filling have less transition fault coverage loss. This is 
because it dynamically fills the control FFs with the values observed from the adjacent FFs 
after the last capture which has less impact on fault detection. In Case2, fault coverage of 
most of circuits is improved and transition fault coverage loss is only 0.01% on average by 
the hybrid value filling, and 0.42% fault coverage loss in Case1 is compensated. It is 
because the control FFs’ selection method takes the factors of fault coverage improvements 
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into consideration simultaneously, so that FFs with high fault coverage contribution are 
selected for scan-out control and are observed during multi-cycle test which brings more 
chances for detecting more faults.  
Area overhead (investment) Estimation 
Discussing hardware overhead of the proposed scan-out power control method on small 
circuits is not appropriate. We evaluated the area overhead imposed by the proposed value 
filling methods on a large data model that is based on the SoC model in the Test and Test 
Equipment chapter of ITRS2009 [51]. We consider that FFs in the SoC model are set-reset 
type flip-flops for area overhead computing. Since partial observation of FFs requires an 
additional compactor (consists of an XOR tree and a MISR) which causes 1.93% area 
overhead as 20% FFs observation [46], it will be included in our evaluation. In order to 
estimate the area overhead for the hybrid value filling, we evaluate the ratio of FFs that are 
controlled as the 0-filling and the adjacent value filling in the hybrid value filling for all 
circuits. Table 4.7 shows the results, where the number of control FFs is shown in the 
second column. We can see that approximately 97% of control FFs are controlled as the 0-
filling and 3% are controlled as the adjacent value filling for the hybrid value filling. 
Therefore, we use ratio 97% for the 0-filling and ratio 3% for the adjacent value filling to 
compute the area overhead of the hybrid value filling on the evaluation model. Figure 4.35 
shows the estimation result. It shows that the 0-filling increases very little area overhead 
(i.e., 0.01%) and the adjacent-value filling causes the most increase of area overhead (i.e., 
1.4%). The hybrid value filling only causes 0.05% increase of area overhead because most 
of the selected FFs are controlled by the 0-filling method. 
Table 4.7 FFs control in hybrid value filling 
#FF Ratio (%) #FF Ratio (%) #FF Ratio (%) #FF Ratio (%)
b14 49 49 100 0 0 48 98 1 2
b15 89 87 97.8 2 2.2 89 100 0 0
b20 98 93 94.9 5 5.1 95 96.9 3 3.1
b21 98 93 94.9 5 5.1 95 96.9 3 3.1
b22 147 146 99.3 1 0.7 139 94.6 8 5.4
AVE - - 97.4 - 2.6 - 97.3 - 2.7
Circuit
Case1 Case2
0 Ad 0 Ad# of ctrl FFs
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Figure 4.35 Area overhead (investment) estimation 
4.7. Conclusions 
 
In this chapter, a novel low-power Logic-BIST scheme, which controls scan-in power, 
scan-out power and capture power while keeping test coverage at high level, is proposed. 
The experimental results using ISCAS89 and ITC99 benchmark shows both significant 
scan-in power reduction rate (the original rate of 50% is reduced to 7~8%) and capture 
power reduction rate (the original rate of 20% is reduced to 6~7%). With a new scan-out 
controlling method, the scan-out power can be reduced further (from 17.2% to 8.4%, 51% 
reduction rate), which is not achieved by the conventional methods.  
Moreover, in order to control the test power to the specified rate to accommodate the 
various test power requirements of design. A scan-in power controlling scheme is also 
presented. In the current stage, it has the capability to control the toggle rate of scan-in 
patterns to a specified rate between 6.7% and 50%. In addition, with the proposed scan-out 
power controlling method, the scan-shift power can be accurately controlled that is 
remained in the future works.   
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5. Summary  
Advances in semiconductor process technology have resulted in various aging issues in 
field operation of the Very Large Scale Integration (VLSI) circuit. The effects of aging can 
cause serious reliability problems. BIST-based field test is a promising way in guaranteeing 
the reliability of the circuit through detecting the aging-induced faults during circuit 
operation. However, the limitation of test application time and the high power dissipation 
during test are the big challenges for the high test quality. In this dissertation, we proposed 
a new field test application and a new low power BIST scheme to tackle these two 
problems. 
In chapter 3, a new field test application was presented in which a set of pre-generated 
test patterns used to detect the aging induced faults is partitioned into several subsets, and 
apply each test subset in a test chance by rotation in the field. The number of test patterns 
of each subset will not exceed the pattern limit derived from the upper bound of test 
application time. As the number of test patterns applied to each test is decreased, it would 
cause test quality loss. In order to maximize the test quality, we proposed the test 
partitioning algorithms refer to two items: First one, aiming at maximizing fault coverage 
of each subset obtained by partitioning, the proposed partition method consists of two 
phases, test pattern partitioning and test pattern replacement. Experimental results showed 
the effectiveness for the high quality rotating field test. Second one, we focused on shorting 
the detection time interval of all faults in rotating test to avoid the system failure. A novel 
method is proposed to estimate the Failure Appearance Probability (FAP) for rotating test, 
and also proposed a test partitioning approach to minimize the FAP by distributing patterns 
repeatedly. Experimental results demonstrated the effectiveness of the proposed 
partitioning approach. 
In chapter 4, a new low power logic-BIST scheme which can control scan-in power, 
scan-out power and capture power while keeping test coverage at high level was proposed. 
In this scheme, a new circuit called pseudo low-pass filter (PLPF) is developed for scan-in 
power control, and multi-cycle capture test technique is employed to reduce the capture 
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power. In order to control scan-out power dissipated by test responses, we proposed a novel 
method which selected some FFs of scan chains at logic design phase, and filled the 
selected FFs with proper values before starting scan-shift operation so as to reduce the 
switching activity associated with scan-out. The experimental results using ISCAS89 and 
ITC99 benchmark shows significant scan-in power reduction rate (the original rate of 50% 
is reduced to 7~8%) and capture power reduction rate (the original rate of 20% is reduced 
to 6~7%). And also, with the scan-out controlling method, the scan-out power can be 
reduced further (from 17.2% to 8.4%, 51% reduction rate), which is not achieved by the 
conventional methods. Moreover, in order to control the test power to the specified rate to 
accommodate the various test power requirements of design. A scan-shift power controlling 
scheme which has the capability to control the scan-shift toggle rate between 6.7% and 
50% is also presented. As various test applications or designs have different power 
constraints, controlling the test power to a specified rate accommodate to the requirement 
of design is beneficial not only for test quality but also test cost.  Then, this low power 
Logic-BIST method will be contributive. 
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